Digital Voice Echo Canceller with a TMS32020

APPLICATION REPORT: SPRA129

Author David Messerschmitt, David Hedberg, Christopher Cole, Amine Haoui, and Peter Winship Technekron Communications Systems

Digital Signal Processing Solutions 1989



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1997, Texas Instruments Incorporated

TRADEMARKS

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

CONTACT INFORMATION

US TMS320 HOTLINE (281) 274-2320

US TMS320 FAX (281) 274-2324

US TMS320 BBS (281) 274-2323

US TMS320 email dsph@ti.com

Digital Voice Echo Canceller with a TMS32020

Abstract

This report covers both the theory and implementation of a single chip TMS32020 digital voice echo canceller. The single-chip system can perform a 128-tap or 16-ms echo cancellation for telephone network applications. The echo canceller is implemented in accordance with the CCITT recommendation (G.165). A simulation has been performed to test the echo canceller, and the result exceeds the CCITT requirements.



Product Support on the World Wide Web

Our World Wide Web site at www.ti.com contains the most up to date product information, revisions, and additions. Users registering with TI&ME can build custom information pages and receive new product updates automatically via email.

INTRODUCTION

Echo cancellers using adaptive filtering techniques are now finding widespread practical applications to solve a variety of communications systems problems. ¹ These applications are made possible by the recent advances in microelectronics, particularly in the area of Digital Signal Processors (DSPs). Cancelling echoes for long-distance telephone voice communications, full-duplex voiceband data modems, and high-performance "handsfree" audio-conferencing systems (including speakerphones) are a few examples of these applications.

The continuing deployment of all-digital toll switches, satellite-based voice and data networks, and new intercontinental long-haul circuits have been accompanied by more widespread use of all-digital voice echo cancellers in carrier systems.² In addition, new low-cost integrated single-channel echo cancellers are expected to see increasing application in smaller systems for audio teleconferencing and low-cost voice/data communications using private satellite earth stations.

Advancements in single-chip programmable digital signal processor technology now make it attractive to implement modular per-channel echo canceller architectures with all the functions required for a single echo canceller

integrated within a single device. A programmable DSP implementation offers the advantages of a short development and test schedule and the flexibility to meet custom product requirements by extending software-based functional building blocks rather than designing new hardware.

This application report describes the implementation of an integrated 128-tap (16-ms span) digital voice echo canceller on the Texas Instruments TMS32020 programmable signal processor. The implementation features a direct interface for standard PCM codecs (e.g., Texas Instruments TCM2913) and meets the requirements of the CCITT (International Telegraph and Telephone Consultive Committee) Recommendation G.165 for echo cancellers.³ This report presents the requirements for echo cancellation in voice transmission and discusses the generic echo cancellation algorithms. The implementation considerations for a 128-tap echo canceller on the TMS32020 are then described in detail, as well as the software logic and flow for each program module.

A hardware demonstration model of a 128-tap voice echo canceller using the TMS32020 has been constructed and tested. Figure 1 shows a photograph of the echo canceller demonstration system. The main features of this model are described within the report. The appendixes contain complete source code and a schematic for the demonstration system echo canceller module.




Figure 1. Echo Canceller Demonstration System

ECHO CANCELLATION IN VOICE TRANSMISSION

Echoes in the Telephone Network

The source of echoes can be understood by considering a simplified connection between two subscribers, \$1 and \$2, as shown in Figure 2. This connection is typical in that it contains two-wire segments on the ends, a four-wire connection in the center, and a hybrid at each end to convert from two-wire transmission to four-wire transmission. Each two-wire segment consists of the subscriber loop and possibly some portion of the local network. Over this segment, both directions of transmission are carried by the same wire pair, i.e., signals from speakers S1 and S2 are superimposed on this segment. On the four-wire section, the two directions of transmission are segregated. The speech from speaker S1 follows the upper transmission path, as indicated by the arrow, while speech originating from \$2 follows the lower path. The segregation of the two signals is necessary where it is desired to insert carrier terminals, amplifiers, or digital switches.

The hybrid is a device that converts two-wire to four-wire transmission. The role of the hybrid on the right-hand side is to direct the signal energy arriving from S1 to the two-wire segment of S2 without allowing it to return to S1 via the lower four-wire transmission path. Because of impedance mismatches (unfortunately occurring in practice), some of this energy will be returned to speaker S1, who then hears a delayed version of his speech. This is the source of "talker echo."

The subjective effect of the talker echo depends on the delay around the loop. For short delays, the talker echo represents an insignificant impairment if the attenuation is reasonable (6 dB or more). This is because the talker echo is indistinguishable from the normal sidetone in the telephone. For satellite connections, the delay in each four-wire path is about 270 ms as a consequence of the high altitude of synchronous satellites. This means that the round-trip echo delay is approximately 540 ms, which makes it very disturbing to the talker, and can in fact make it quite difficult to carry on a conversation. When such is the case, it is

essential to find ways of controlling or removing that echo. Since the subjective annoyance of echo increases with delay as well as echo level due to hybrid return energy, the measures for control depend on the circuit length.

For terrestrial circuits under 2,000 miles, the via net loss (VNL) plan,⁴ which regulates loss as a function of transmission distance, is used to limit the maximum echoto-signal ratio. On circuits over this length (e.g., intercontinental circuits), echo suppressors or cancellers are used. An echo suppressor is a voice-operated switch that attempts to open the path from listener to talker whenever the listener is silent. However, echo suppressors perform poorly since echo is not blocked during periods of doubletalk. They impart a choppiness to speech and background noise as the transmission path is opened and closed. Due to recent decreasing trends in DSP costs, digital echo cancellers are now viable as replacements for most of the circuits using echo suppressors.

For satellite circuits with full hop delays of 540 ms, echo suppressors are subjectively inadequate, and cancellers must be employed.

Digital Echo Cancellers in Voice Carrier Systems

The principle of the echo canceller for one direction of transmission is shown in Figure 3. The portion of the fourwire connection near the two-wire interface is shown in this figure, with one direction of voice transmission between ports A and C, and the other direction between ports D and B. All signals shown are sampled data signals that would occur naturally at a digital transmission terminal or digital switch. The far-end talker signal is denoted y(i), the undesired echo r(i), and the near-end talker x(i). The near-end talker is superimposed with the undesired echo on port D. The received signal from far-end talker y(i) is available as a reference signal for the echo canceller and is used by the canceller to generate a replica of the echo called $\hat{\mathbf{r}}(\mathbf{i})$. This replica is subtracted from the near-end talker plus echo to yield the transmitted near-end signal u(i) where $u(i) = x(i) + r(i) - \hat{r}(i)$. Ideally, the residual echo error $e(i) = r(i) - \hat{r}(i)$ is very small after echo cancellation.




Figure 2. A Simplified Telephone Connection




Figure 3. Echo Canceller Configuration

The echo canceller generates the echo replica by applying the reference signal to a transversal filter (tapped-delay line), as shown in Figure 4. If the transfer function of the transversal filter is identical to that of the echo path, the echo replica will be identical to the echo, thus achieving total cancellation. Since the transfer function of the echo path from port C to port D is not normally known in advance, the canceller adapts the coefficients of the transversal filter. To reduce error, the adaptation algorithm infers from the cancellation error e(i) (when no near-end signal is present) the appropriate correction to the transversal filter coefficients.

The number of taps in the transversal filter of Figure 4 is determined by the duration of the impulse response of the echo path from port C to port D. The time span over which this impulse response is significant (i.e., nonzero) is typically 2 to 4 ms. This corresponds to 16 to 32 tap positions with 8-kHz sampling. However, because of the portion of the four-wire circuit between the location of the echo canceller and the hybrid, this response does not begin

at zero, but is delayed. The number of taps N, must be large enough to accommodate that delay. With N=128, delays of up to 16 ms (or about 1,200 miles of "tail" circuit) can be accommodated.

In practice, it is necessary to cancel the echoes in both directions of a trunk. For this purpose, two adaptive cancellers are used, as shown in Figure 5, where one cancels the echo from each end of the connection. The near-end talker for one of the cancellers is the far-end talker for the other. In each case, the near-end talker is the "closest" talker, and the far-end talker is the talker generating the echo being cancelled. It is desirable to position these two "halves" of the canceller in a split configuration, as shown in Figure 5, where the bulk of the delay in the four-wire portion of the connection is in the middle. The reason is that the number of coefficients required in the echo-cancellation filter is directly related to the delay of the tail circuit between the location of the echo canceller and the hybrid that generates the echo. In the split configuration, the largest delay is not




Figure 4. Echo Estimation Using a Transversal Filter




Figure 5. Split-Type Echo Canceller for Two Directions of Transmission

in the echo path of either half of the canceller. Therefore, the number of coefficients is minimized.

The digital voice echo canceller can be applied in a variety of transmission equipment configurations. Some of these are illustrated in Figures 6 through 8.

Figure 6 shows a single-channel echo canceller with a four-wire analog interface. The TMS32020 implementation described in this application report provides for the serial PCM codec interface required for this common configuration.

In digital carrier transmission systems, digital voice channels are usually carried in groups of 24 using the T1 group format.⁵ As indicated in Figures 7 and 8, a T1-compatible digital voice echo canceller can be implemented with 24 single-channel echo cancellers connected directly to the serial 1.544-Mbps T1 PCM data streams for the transmit and receive groups.

Figures 9 through 11 show the appropriate architectures for applying digital voice echo cancellers to analog switching and analog transmission channel groups within the telephone network.




Figure 6. Single-Channel Four-Wire VF Echo Canceller




Figure 7. Standalone Digital T1 Echo Canceller




Figure 8. Per-Channel Architecture for a T1 Digital Echo Canceller




Figure 9. Digital Switch to Analog Facility




Figure 10. Analog Facility to Digital Facility




Figure 11. Analog Facility to Analog Facility

ECHO CANCELLATION ALGORITHMS

Generic algorithm requirements for each major signal processing function are discussed in this section. The signal processing flow for a single-channel digital voice echo canceller is shown in the block diagram of Figure 12.

Adaptive Transversal Filter

The reflected echo signal r(i) at time i (see Figure 3) can be written as the convolution of the far-end reference signal y(i) and the discrete representation h_k of the impulse response of the echo path between port C and D.

$$r(i) = \sum_{k=0}^{N-1} h_k y(i-k) .$$
 (1)

Linearity and a finite duration N of the echo-path response have been assumed. An echo canceller with N taps adapts the N coefficients a_k of its transversal filter to produce a replica of the echo r(i) defined as follows:

$$\hat{\mathbf{r}}(\mathbf{i}) = \sum_{k=0}^{N-1} a_k \ y(\mathbf{i} - \mathbf{k})$$
 (2)

Clearly, if $a_k = h_k$ for k = 0,...,N-1, then $\hat{r}(i) = r(i)$ for all time i and the echo is cancelled exactly.

Since, in general, the echo-path impulse response h_k is unknown and may vary slowly with time, a closed-loop coefficient adaptation algorithm is required to minimize the average or mean-squared error (MSE) between the echo and its replica. From Figure 3, it can be seen that the near-end error signal u(i) is comprised of the echo-path error $r(i) - \hat{r}(i)$ and the near-end speech signal x(i), which is uncorrelated with the far-end signal y(i). This gives the equation

$$E(u^2(i)) = E(x^2(i)) + E(e^2(i))$$
 (3)

where E denotes the expectation operator. The echo term $E(e^2(i))$ will be minimized when the left-hand side of (3) is minimized. If there is no near-end speech (x(i)=0), the minimum is achieved by adjusting the coefficients a_k along the direction of the negative gradient of $E(e^2(i))$ at each step with the update equation

$$a_k(i+1) = a_k(i) - \beta \frac{\partial E(e^2(i))}{\partial a_k(i)}$$
 (4)

where β is the stepsize. Substituting (1) and (2) into (3) gives from (4) the update equation

$$a_{k}(i+1) = a_{k}(i) + 2\beta E \left[e(i) \ y(i-k) \right]$$
 (5)




Figure 12. Signal Processing for a Digital Voice Echo Canceller

In practice, the expectation operator in the gradient term $2\beta E\left[e(i)\;y(i-k)\right]$ cannot be computed without a priori knowledge of the reference signal probability distribution. Common practice is to use an unbiased estimate of the gradient, which is based on time-averaged correlation error. Thus, replacing the expectation operator of (5) with a short-time average, gives

$$a_k(i+1) = a_k(i) + 2\beta \frac{1}{M} \sum_{m=0}^{M-1} e(i-m) y(i-m-k)$$
 (6)

The special case of (6) for M=1 is frequently called the least-mean-squared (LMS) algorithm or the stochastic gradient algorithm. Alternatively, the coefficients may be updated less frequently with a thinning ratio of up to M, as given in

$$a_k(i+M+1) = a_k(i) + 2\beta \sum_{m=0}^{M-1} e(i+M-m) y(i+M-m-k)$$
 (7)

Computer simulations of this "block update" method show that it performs better than the standard LMS algorithm (i.e., M=1 case) with noise or speech signals.⁶ Many cancellers today avoid multiplication for the correlation function in (7), and instead use the signs of e(i) and y(i-k) to compute the coefficient updates. However, this "sign algorithm" approximation results in approximately a 50-percent decrease in convergence rate and an increase in

degradation of residual echo due to interfering near-end speech.

The convergence properties of the algorithm are largely determined by the stepsize parameter β and the power of the far-end signal y(i). In general, making β larger speeds the convergence, while a smaller β reduces the asymptotic cancellation error.

It has been shown that the convergence time constant is inversely proportional to the power of y(i), and that the algorithm will converge very slowly for low-power signals. To remedy that situation, the loop gain is usually normalized by an estimate of that power, i.e.,

$$2\beta = 2\beta(i) = \frac{\beta_1}{P_V(i)}$$
 (8)

where β_1 is a compromise value of the stepsize constant and $P_V(i)$ is an estimate of the average power of y(i) at time i.

$$P_{y}(i) = (L_{y}(i))^{2} \tag{9}$$

where L_V(i) is given by

$$L_{v}(i+1) = (1-\rho) L_{v}(i) + \rho |y(i)|$$
 (10)

The estimate $\rho_y(i)$ is used since the calculation of the exact average power is computation-expensive.

Near-End Speech Detector

When both near-end and far-end speakers are talking, the condition is termed "doubletalk." Since the error signal u(i) of Figure 2 contains a component of the near-end talker x(i) in addition to the residual echo-cancellation error, it is necessary to freeze the canceller adaptation during doubletalk in order to avoid divergence. Doubletalk status can be detected by a near- end speech detector operating on the near-end and far-end signals y(i) and s(i), respectively.

A commonly used algorithm by A. A. Geigel 8 consists of declaring near-end speech whenever

$$|s(i)| = |x(i) + r(i)| \ge = \frac{1}{2} \max\{|y(i)|, |y(i-1)|, ..., |y(i-N)|\}$$
(11)

where N is the number of samples in the echo canceller transversal filter memory. It is necessary to compare s(i) with the recent past of the far-end signal rather than just y(i) because of the unknown delay in the echo path. The factor of one-half is based on the hypothesis that the echo-path loss through a hybrid is at least 6 dB. The algorithm in effect performs an instantaneous power comparison over a time window spanning the echo-path delay range.

A more robust version of this algorithm uses short-term power estimates, $\tilde{y}(i)$ and $\tilde{s}(i)$, for the power estimates of the recent past of the far-end receive signal y(i) and the nearend hybrid signal s(i), respectively. These estimates are computed recursively by the equations

$$\tilde{\mathbf{s}}(\mathbf{i}+1) = (1-\alpha) \, \tilde{\mathbf{s}}(\mathbf{i}) + \alpha |\mathbf{s}(\mathbf{i})| \tag{12}$$

$$\tilde{\mathbf{y}}(\mathbf{i}+\mathbf{1}) = (\mathbf{1}-\alpha) \; \tilde{\mathbf{y}}(\mathbf{i}) + \alpha |\mathbf{y}(\mathbf{i})| \tag{13}$$

where the filter gain $\alpha=2^{-5}$. For this version of the algorithm, near-end speech is declared whenever

$$\hat{\mathbf{s}}(\mathbf{i}) \geq \frac{1}{2} \max \left(\tilde{\mathbf{y}}(\mathbf{i}), \tilde{\mathbf{y}}(\mathbf{i} - 1), \dots, \tilde{\mathbf{y}}(\mathbf{i} - \mathbf{N}) \right) \tag{14}$$

Since the near-end speech detector algorithm detects short-term power peaks, it is desirable to continue declaring near-end speech for some hangover time after initial detection.

Residual Echo Suppressor

Nonlinearities in the echo path of the telephone circuit and uncorrelated near-end speech limit the amount of achievable suppression in the circuit from 30 to 35 dB. Thus, there is no merit in achieving more than a certain degree of cancellation.

The use of a residual echo suppressor algorithm has been found to be subjectively desirable. During doubletalk, the residual suppressor must be disabled. A common

suppression control algorithm is to detect when the return signal power falls below a threshold based on the receive reference signal power. If the return signal consists only of residual echo and the canceller has properly converged, then the residual echo level will be below the threshold and the transmitted return signal will be set to zero.

The return signal power is estimated by the equation

$$L_{u}(i+1) = (1-\rho) L_{u}(i) + \rho |u(i)|$$
 (15)

The reference power estimate $L_y(i)$ is given by (10). Suppression is enabled on the transmitted signal u(i) (i.e.,u(i)=0) whenever $L_u(i)/L_y(i)<2^{-4}$. This corresponds to a suppression threshold of 24 dB.

IMPLEMENTATION OF A 128-TAP ECHO CANCELLER WITH THE TMS32020

The TMS32020 is ideally suited for the implementation of a single 128-tap digital voice echo canceller channel since it has the capability and features to implement all of the required functions with full precision. This section discusses an implementation approach that meets or exceeds the performance of currently available products and the requirements of the CCITT G.165 recommendations.³

Echo Canceller Performance Requirements

Echo cancellers have the following fundamental requirements:

- Rapid convergence when speech is incident in a new connection
- Low-returned echo level during singletalking (i.e., echo-return loss enhancement)
- 3. Slow divergence when there is no signal
- Rapid return of the echo level to residual if the echo path is interrupted
- 5. Little divergence during doubletalking

The CCITT recommendation G.165 specifies echo canceller performance requirements with band-limited white-noise (300 - 3400 Hz) test signals at the near-end and farend input signal ports. The test specifications of G.165 are summarized in Table 1.

Digital voice echo canceller products are typically designed to accommodate circuits with tail delays of 16 ms or more and circuits with echo-return loss levels greater than 3 dB to 6 dB. Typical digital voice echo canceller product specifications are summarized in Table 2.

Table 1. CCITT G.165 Performance Test Specifications

CCITT TEST	DESCRIPTION	PERFORMANCE REQUIREMENT
Final echo return loss (ERL) after convergence; singletalk mode	Input noise level: 10 dbm0 to 30 dbm0 Circuit ERL: 10 dB Steady-state residual echo level after convergence with no near-end signal	40 dbm0
2. Convergence rate; singletalk mode	Input noise level: - 10 dbn 0 Combined echo loss after 500 ms from initialization with cleared register and with near-end signal set to zero at initialization time	≥27 dB
3. Leak rate	Degradation of residual echo after 2 minutes from time all signals are removed from fully converged canceller	≤10 dB
Infinite return loss convergence	Input noise level: - 10 dbm0 to - 30 dbm0 Circuit ERL: 10 dB Returned echo level 500 ms after echo path is interrupted	– 40 dbm0

Table 2. Typical Echo Canceller Product Specifications

PARAMETER	SPECIFICATION
, 1. Maximum tail circuit length	16, 32, or 48 ms
2. Absolute delay	0.375 ms maximum
3. Minimum echo return loss	6 dB
4. Convergence	24 dB enhancement in
	250 ms
5. Residual echo level (- 30 to - 10 dbm0 receive level)	-40 dbm0 (suppressor disabled
	- 65 dbm0 (suppressor enabled)
3. Speech detector threshold	6 dB below receive level
7. Speech detector hangover time	75 ms

Implementation Approach

In the implementation of the generic echo-cancelling algorithms discussed above, the coefficient update process dominates the computational requirement and efficiency of DSP realizations. The DSP efficiency and speed, in turn, determines the maximum number of echo canceller taps that can be achieved with the processor.

The block update approach of (7) with M=16 was chosen for the TMS32020 implementation because it takes advantage of the efficient multiply and accumulate capabilities of the processor. Using the block update approach, a full-performance 128-tap canceller can be realized with a small margin. During each sample period (125 μ s), 8 out of 128 coefficients are updated using correlation of the 16 past error and signal values.

Computer simulation studies were undertaken to verify the performance of the block update algorithm (M = 16) in comparison with the stochastic gradient algorithm (M = 1), taking into account the finite-precision and word-length limitations of the TMS32020. Figures 13 and 14 show the simulation results for three values of the compromize stepsize constant β 1, defined in (8). The curves represent the average of 600 samples for single convergence runs from a zero initial condition with white-noise input. The block update algorithm performs better than the stochastic gradient algorithm for all three values. For values of β 1 larger than 2-8, the algorithm can become unstable. Therefore, for both practical and performance reasons, the value $\beta_1 = 2^{-10}$ was chosen for implementation.




Figure 13
Convergence Performance of the Block Update Algorithm and Stochastic Gradient Algorithm




Figure 14
Convergence Performance of the Block Update Algorithm

In the TMS32020 implementation, it is convenient and desirable to normalize both the stepsize and the error variables u(i) by the square root of the power estimate $P_y(i)$, i.e., $L_v(i)$ of (9).

Normalizing u(i) and the stepsize separately enables the product term of (7) to be computed with single precision on the TMS32020 without significant loss of precision or overflow due to varying signal level.

Table 3 gives a description of the program variables together with their names and ranges, and summarizes the number formats chosen for the echo canceller implementation. One of the most important aspects of the implementation approach is the handling of the binary representation of the signal samples, algorithm variables, coefficients, and constant parameters for various stages of the processing. The notation (Q.F) is used to define the representation of either 16-bit numbers or 32-bit accumulator numbers, where F specifies the number of bits which are to the right of the implicit binary point. The assignments of Table 3 ensure that the algorithm can be executed on the TMS32020 with single-precision arithmetic and with no significant loss of precision.

Memory Requirements

The echo canceller algorithm requires the storage of both reference samples and variable coefficients in on-chip data RAM so that the required FIR and block update convolution can be performed efficiently using the RPTK and MACD instructions. Therefore, the coefficients a_k are stored in block B0, which is configured as program memory. The 16 normalized error samples for coefficient updating are also stored in B0. The 128 reference signal samples y(i) are stored in data RAM along with an additional 16 reference samples $y(1-129), \ldots, y(i-143)$, which are used in the update of coefficients a_{112}, \ldots, a_{127} . The echo canceller data memory locations are summarized in Table 4.

Software Logic and Flow

A flowchart of the TMS32020 program for a 128 - tap digital voice echo canceller is shown in Figure 15.

In Table 5, the instruction cycle and memory requirements are listed for the various blocks of the program implementation. The blocks are listed in the order of execution.

Table 3. Algorithm Number Representation on the TMS32020

VARIABLE	DESCRIPTION	BINARY REPRESENTATION	RANGE
a ₀ , a ₁ ,,a ₁₂₇	Filter coefficients	(Q.15)	[-1, 1-2 ⁻¹⁵]
y(i), y(i-1),,y(i-143)	Reference samples	(Q.0)	$\begin{bmatrix} -2^{15}, 2^{15}-1 \end{bmatrix}$
s(i)	Near-end signal	(Q.O)	[-2 ¹⁵ , 2 ¹⁵ -1]
r(i)	Echo estimate	(Q.0)	$\left[-2^{15}, 2^{15}-1\right]$
L _y (i)	Average absolute value of y(k)	(Q.0)	[0,2 ¹⁵ -1]
L _y (i) - 1		(Q.15)	[-1, 1-2-15]
u(i)	Near-end signal minus echo estimate s(k) - r(k)	(0.0)	$\left[-2^{15}, 2^{15}-1\right]$
un(i),,un(i – 15)	Normalized outputs $un(i) = u(i) \times L_{\gamma}(i) - 1$	(Q.15)	$\left[-1, 1-2^{-15}\right]$
s̃(i)	Short-time average of 2 × s(i)	(O.D)	[0,2 ¹⁵ – 1]
ÿ(i)	Short-time average of y(i)	(0.0)	[0,2 ¹⁵ – 1]

Table 4. Echo Canceller Data Memory Locations

VARIABLE	SYMBOL	LOCATION	REMARK
a ₀ ,,a ₁₂₇	A0,,A127	Block B0 767,766,,640	A0 is in higher address
y(k),,y(k) – 143)	Y0,,Y143	Block B1 768,769,,911	Y128,,Y143 required for block update
un(k,,un(k – 15)	UNO,,UN15	Block B0 512,,527	




Table 5. Program Module Requirements

STEP	MODULE FUNCTION	CODE LISTING PAGE	DESCRIPTION	CPU CYCLES	PROGRAM MEMORY LOCATIONS	DATA* MEMORY LOCATIONS
1.	Cycle Start Routine	7	μ -law to linear conversions; take absolute value of inputs and high-pan filter s(i).	32	28	11
2.	Echo Estimation Routine	9	FIR convolution of reference samples and filter coefficients to get echo replica r(i).	156	14	258
3.	Compute Output	9	u(i) = s(i) - r(i) Store u)i).	6	6	2
4.	Residual Output Suppression Routine	10	If output power below threshold, set u(i) = 0.	12	15	4
5.	Linear to µ-law Compression Routine	11	Convert u(i) to μ-law.	26	35	4
6.	Power Estimation Routine	13	Estimate short-term power of u(i) and y(i).	28	14	6
7.	Output Normalization	14	Comput $u_n(i) = \frac{u(i)}{y(i)}$ and clip it.	28	25	19
8.	Near-end Speech Detection	16	Perform maximum test for near-end speech.	54	74	16
9.	Coefficient Increment Update Routine	20	If no near-end speech, compute increments for coefficient group.	183	63	26
10.	Coefficient Update Routine	23	Add increments to coefficient group.	43	43	2
11.	Cycle End Routine	25	Wait for interrupt.	1	3	o
12.	Receive Interrupt Service Routine	25	Save status and read input sample.	2 × 14	14	3
13.	Transmit Interrupt Service Routine	25	Branch to start.	2	2	o
14.	Interrupt Branches	3		12	6	0
15.	Processor Initialization**	4	Clear memory, initialize status and set parameters.	86 * *	86	o
16.	μ-law to Linear Conversion Table*	26		0	256	0
Total				614	676	351

^{*}Locations are entered only for the routine that uses them first.

^{**}Not in main cycle; CPU cycles not counted in total.

The program loop is executed once per I/O data sample period of $125~\mu s$. The program loop is interrupt-driven from the output data sample mark of a T1 frame. Depending on the near-end speech detector/hangover status, the coefficient update computation module may be skipped. An input data sample interrupt mark occurs during the program loop at a time dependent on the channel location within the T1 frame. In response to the interrupt, the main program execution is interrupted and saved until the new input samples have been read into memory. At the end of each program loop, the processor waits for the next output sample interrupt.

In the following subsections, the implementation of each major block is described in detail. Each variable used in an equation is referred to by its name in the program enclosed in parentheses.

Cycle Start Routine

The voice echo canceller program has been implemented with either μ -law or A-law conversion routines as a program option.

The μ -law (or A-law) to linear input conversion routine is implemented by table lookup in order to minimize the number of instructions. The 256 14-bit two's-complement number corresponding to the 256 possible 8-bit μ -law numbers are stored in program memory. The 8 bits of the μ -law number specify the relative address of the corresponding linear number in the table, which is added to the first address in the table to form the absolute program memory address for the linear number. The TBLR instruction is then used to move the number from program to data memory.

In the cycle start routine, the μ -law input reference sample is read from memory location DRR2 and converted to its linear representation y(i) (Y0). Its absolute value is also stored in location ABSY0. The near-end input sample is then read and converted to a linear representation sdc(i) (S0DC). The sample s(i) is next put through a highpass filter to remove any residual dc offset. The highpass filter is a first-order filter with a 3 – dB frequency at 160 Hz. Its output s(i) (S0) is given by

$$s(i+1) = (1-\gamma) s(i) + \frac{1}{2} (1-\gamma) (sdc(i) - sdc(i-1))$$

where $\gamma = 2^{-3}$. (16)

Note that the filter implementation requires doubleprecision arithmetic, with S0 denoting the MSBs of s(i) and S0LSBS its LSBs.

Echo Estimation

The echo estimate f(i) (EEST) is formed by convolving the tap weight coefficients a_0, \ldots, a_{127} (A0, ..., A127) with the 128 most recent reference samples $y(i), \ldots, y(i-127)$ (Y0, ..., Y127).

$$\hat{\mathbf{r}}(i) = \sum_{k=0}^{127} \mathbf{a}_k \ y(i-k)$$
 (17)

This operation is most efficiently implemented on the TMS32020 using the RPTK and MACD instruction. The samples $y(i), \ldots, y(i-127)$ are stored in block B1 of data memory while a_0, \ldots, a_{127} are stored in block B0 configured as program memory. Since the MACD instruction also performs a data move,

$$y(i-k+1) \rightarrow y(i-k)$$
 for $k = 1,...,128$ (18)

no data shifting is required for the computation of the next echo estimate.

The block update routine used for the coefficient adaptation requires the storage of $y(i-128), \ldots, y(i-143)$ (Y128, ..., Y143) in addition to the most recent 128 samples used in the convolution. Since these samples are not used in the convolution, they are updated using the RPTK and DMOV instructions.

$$y(i-k+1) \rightarrow y(i-k)$$
 for $k = 129,...,143$ (19)

The tap weight coefficients a_0, \ldots, a_{127} are initially set to zero, and are adjusted by the algorithm to converge to the impulse response of the echo path h_0, \ldots, h_{127} .

$$a_k(i) \to h_k \text{ for } k = 0,...,127$$
 (20)

The $|\mathbf{h}_k| < 1, \forall k$, because the power gain of the echo path is smaller than unity. The binary representation for the \mathbf{a}_k 's was chosen to be of the form (Q.15) with 15 bits after the binary points. This format represents a number between -1 and (1 - 2-15). The reference samples and the echo estimate are represented as 16-bit two's-complement integers (no binary point). The 32-bit result of the convolution is therefore of the form (Q.15), and the 16 bits of the echo estimate are the MSB of accumulator low (ACCL) and the 15 LSBs of accumulator high (ACCH). One left shift of the accumulator is required before ACCH is stored in EEST.

Residual Error Suppression

The residual cancellation error is set to zero (or suppressed) whenever the ratio of a long-time average of the absolute value of the output (ABSOUT) to a long-time average of the absolute value of the reference signal (ABSY) is smaller than a fixed threshold. The two long-time averages are updated subsequently in the program as described below. The suppression is, of course, disabled when a near-end speech signal is present (HCNTR > 0). The suppression threshold is set at 1/16 or -24 dB.

Linear to μ-Law (A-Law) Conversion

The linear to μ -law (A-law) conversion routine is an efficient adaptation to the TMS32020 of the conversion routine written for the TMS32010 and described in the application report, "Companding Routines for the TMS32010."9

Signal and Output Power Estimation

An estimate of the long-time average of |u(i)| is required by the residual error suppression routine. This estimate $L_u(i)$ (ABSOUT) is obtained by lowpass filtering |u(i)| (ABSU0) using the following infinite impulse response (IIR) filter:

$$L_{u}(i+1) = (1-\alpha) L_{u}(i) + \alpha |u(i)|$$
 (21)

where $\alpha = 2^{-7}$. In terms of the program variables, the IIR filter is given by

ABSOUT =
$$2^{-16} (2^{16} \times ABSOUT - 2^{9} \times ABSOUT + 2^{9} \times ABSU0)$$
 (22)

Similarly, the estimate $L_y(i)$ (ABSY) of the long-term average of y(i) (ABSY0) is the output of an IIR filter with the same α , but differs from the above filter by the addition of a cutoff term that prevents the estimate from taking values smaller than a desired level.

ABSY =
$$2^{-16} (2^{16} \times ABSY - 2^{9} \times ABSY + 2^{9} \times ABSY0 + 2^{9} \times CUTOFF)$$
 (23)

This insures that ABSY \geq CUTOFF even if ABSY0 is zero for a long time.

Since $L_y(i)$ is used to normalize the algorithm stepsize, this feature is important in order to prevent excessively large stepsizes when the far-end talker is silent.

The stepsize is normalized according to

$$2\beta(i) = \frac{\beta_1}{L_v^2(i)} \tag{24}$$

In order to avoid double-precision arithmetic, this normalization is carried out in two stages (as described in the subsection on coefficient adaptation). Each of the stages requires a division by $L_y(i)$. It is more efficient to compute $L_y(i)^{-1}$ (IABSY) and replace the divisions by two multiplications.

Since ABSY is a positive integer, taking its inverse consists simply of repeating the SUBC instruction. IABSY is a positive fractional number of the form (Q.15), taking values between 0 and $1-2^{-15}$.

Output Normalization

The normalized output $u_n(i)$ (UNO) is defined as $\mu(i)/L_y(i)$ and replaces the actual error in the coefficient update routine for finite-precision considerations, described in the subsection on coefficient adaptation. In the absence of near-end speech, $u_n(i)$ is equal to a normalized cancellation error and is used in the coefficient update. In the presence of near-end speech, no coefficient update is carried out, and the normalized outputs are not used.

The block update approach requires the storage of the 16 most recent normalized outputs $u_n(i), ..., u_n(i-15)$ (UN0,..., UN15). In a given program

cycle, only $u_n(i)$ is computed and stored, while $u_n(i-1),\ldots,\,u_n(i-15)$ computed in previous program cycles are only updated using the DMOV instruction.

$$u_n(i-k+1) \rightarrow u_n(i-k)$$
 for $k = 1,...,14$ (25)

In the absence of near-end speech, the normalized output should be a number smaller than one, which is represented as a (Q.15) fraction. To insure that the representation is adequate even in the presence of a near-end signal, the normalized output is clipped at +1 or -1, i.e.,

if
$$u_n(i) > 1.0$$
, then $u_n(i) = 1.0$ (26) if $u_n(i) < -1.0$, then $u_n(i) = -1.0$

Near-End Speech Detection

Near-end speech is declared if

$$\tilde{s}(i) \ge \max \left(\tilde{y}(i), \tilde{y}(i-1), \dots, \tilde{y}(i-127-h(i)) \right) \tag{27}$$

where $\tilde{s}(i)$ (ABSS0F) is the output of a lowpass filter with input $2 \times |s(i)|$ (ABSS0). The variable $\tilde{y}(i)$ is a lowpass filtered version of |y(i)|, and h(i) (H) a modulo-16 counter. The lowpass filters are IIR filters with short-time constants,

$$s(i+1) = (1-\alpha) s(i) + \alpha \times 2 \times |s(i)|$$
 (28)

$$y(i+1) = (1-\alpha) y(i) + \alpha \times |y(i)|$$
 (29)

where $\alpha = 2^{-5}$.

The counter h(i) is incremented by one for every input sample. The routines maintain nine partial maxima m0, m1,..., m8 (M₀, M₁, ..., M₈), defined at time i=16m+h(i) by

$$m_{0}(i) = \max \left((\tilde{y}(i),...,\tilde{y}(i-h(i)+1)) \right)$$

$$m_{1}(i) = \max \left((\tilde{y}(i-h),...,\tilde{y}(i-h(i)-15)) \right)$$

$$\vdots$$

$$m_{R}(i) = \max \left(\tilde{y}(i-h-112),...,\tilde{y}(i-h(i)-127) \right)$$
(30)

Figure 16 illustrates how the partial maxima are maintained.

The condition for near-end speech declaration is then equivalent to

$$\tilde{s}(i) \ge \max(m_0, ..., m_8) \tag{31}$$

The partial maxima are updated according to the following recursions:

$$\begin{array}{ll} \mbox{if } h = 0, \mbox{ then } m_0(i) = \mbox{\bf y}(i+1) \\ & \mbox{and } m_j(i) = m_{j-1}(i) \\ & \mbox{where } j = 1, ..., 8 \end{array} \tag{32}$$

$$\widetilde{y(i)}, \widetilde{y(i-1)}, \widetilde{y(i-2)}$$

$$m_0$$

$$m_1$$

$$m_1$$

$$m_1$$

$$m_3$$

$$m_1$$

$$m_1$$

$$m_2$$

$$m_3$$

$$m_4$$

$$m_6$$

$$m_1$$

$$m_1$$

$$m_2$$

$$m_3$$

$$\underbrace{\widetilde{y}(i+1),...,\widetilde{y}(i-2)}_{m_0} \qquad \underbrace{\widetilde{y}(i-3),...,\widetilde{y}(i-18)}_{m_1} \qquad \dots \qquad \underbrace{\widetilde{y}(i-114),...,\widetilde{y}(i-129)}_{m_8}$$
 at time $i+1$, $(h=3)$

Figure 16. Partial Maxima for Near-End Speech Detection

and

$$\begin{array}{ll} \mbox{if } 0 < h \leq 15, & \mbox{then } m_0(i+1) = max \ (m_0(i), \tilde{y}(i+1)) \\ & \mbox{and } m_j(i+1) = m_j(i) \\ & \mbox{where } j = 1, \ldots, 8 \end{array}$$

If near-end speech is declared, a hangover counter (HCNTR) is set equal to a hangover time (HANGT), which was chosen to be 600 samples or 75 ms. If no near-end speech is declared, then the hangover counter is decremented by one, unless it is zero. If the hangover counter is larger than zero, then the coefficient update routine is skipped. Moreover, if the reference signal power estimate $L_y(i)$ is smaller or equal to the cutoff value of -48 dB, then adaptation is also disabled to avoid divergence during long silences of the farend talker.

Coefficient Adaptation

The 128 coefficients of the transversal filter are divided into 16 groups of 8 coefficients each, as shown in Table 6.

Table 6. The Coefficient Groups

GROUP	COEFFICIENTS
0	a ₀ ,a ₁₆ ,a ₃₂ ,,a ₁₁₂
1	81,817,833,,8113
•	
•	
	•
15	a _{15,} a ₃₁ ,a ₄₇ ,,a ₁₂₇
l	ı

The coefficients in only one of the groups are updated in a given program cycle, while the other coefficients are not modified. A modulo-16 counter h(i) (H) points to the index of the group to be updated, and is incremented by one during every program cycle.

The update equation is repeated here for ease of

$$a_k(i+1) = a_k(i) + \frac{\beta_1}{(L_y(i))^2} \sum_{m=0}^{15} e(i-m) y(i-k-m)$$
(34)

for $k=h,\,h+16,\,...,\,h+112$, where h is the value of the counter and goes from 0 to 15. The error terms e(i-m) ($m=0,\,...,\,15$) are the most recent cancellation errors. In this case, the errors are equal to the 15 most recent canceller outputs $u(i),\,...,\,u(i-15)$ since the adaptation is carried out only in the absence of a near-end signal.

For finite-precision considerations, the actual implementation of the update equation by the routine is carried out in the following two main steps:

1. Compute eight partial updates:

$$\gamma_k(i) = \sum_{m=k}^{k+15} \frac{u(i-m)}{L_y(i)} y(i-k-m)$$
 (35)

where
$$k = h, h + 16, ..., h + 112$$
.

The normalized outputs $u_n(i), \, ..., \, u_n(i-15)$ have already been computed and stored.

2. Update the coefficients:

$$a_k(i+1) = a_k(i) + (2^4 \times (L_y(i)^{-1} \times 2^G) \times \gamma_k(i)) 2^{-16}$$
(36)

where G (GAIN) is a program parameter that determines the stepsize of the algorithm and has the value 0, 1, 3, ..., 15.

The partial updates $\gamma_k(i)$ are computed using the MAC instruction in repeat mode. The result is rounded and stored in temporary locations INC0, ..., INC0 + 7 in block B1.

For the second step of the update, $L_y(i)^{-1}$ (IABSY) is first loaded in the T register with a left shift of G (GAIN). It is then multiplied by each of the $\gamma_k(i)$'s. SPM is set to 2 to implement the 2^4 multiplication by shifting the P register four positions to the right before adding it to the accumulator (APAC).

Interrupt Service Routines

At the end of the cycle, the program becomes idle until a receive interrupt occurs followed by a transmit interrupt that sends it back to the beginning of the cycle. The transmit interrupt routine simply enables interrupts and branches back to the start. The receive interrupt must store the status register STO and the accumulator, then read the received sample from DRR, zero its eight most significant bits, and store it in DRR1. It restores the accumulator and status register STO before returning to the main program.

External Processor Hardware Requirements

Very little external hardware is required to implement a complete single-channel 128-tap echo canceller with the TMS32020. In addition to the processor, only two external 1K x 8 PROMs and some system-dependent interface logic are required. A typical interface circuit for the demonstration system is shown in Appendix A.

The TMS32020 serial I/O ports allow direct interfacing of the echo canceller to a digital T1 carrier data stream.

Three I/O functions must be performed during each T1 frame (125 μ s). The far-end and the near-end signals must be read in, and the processed near-end signal must be written out. To perform these functions, a timing circuit must extract the T1 clock and the T1 frame marks for each direction of transmission. The timing circuit uses the frame mark to generate a channel mark that selects the desired channel out of the 24 present in the T1 frame. The channel mark goes to a high level during the clock cycle, immediately preceding the eight serial bits of the desired sample.

The T1 clock, channel mark, and serial data signals are directly input into the TMS32020 serial clock (CLKR), serial input control (FSR), and serial input port (DR), respectively. Because data is read in from two directions of transmission, a triple two-to-one multiplexer (e.g., SN74LS157) is required to select one of the two sets of T1 signals to be input into the TMS32020. During each T1 frame, the multiplexer alternates once between each direction of transmission, under the control of the timing circuit.

Since data is written out in only one direction, the TMS32020 serial output port (DX) is directly tied to the outgoing T1 data line. The serial output clock (CLKX) and the serial output control (FSX) signals are the same as the near-end direction-of-transmission CLKR and FSR signals. If the far-end T1 channel-frame location overlaps the near-end T1 channel location in time, it is necessary to delay each far-end sample external to the TMS32020 to permit it to be read following the sample from the near-end direction. This requires an eight-bit serial shift register and some additional timing circuits.

Description of a Single-Channel Demonstration System

The demonstration system has been constructed in order to verify the TMS32020 implementation. Two photographs and a block diagram of the demonstration system are provided.

Figure 17 is a photograph of the front panel of the demonstration system, and Figure 18 is a closeup photograph of the single-channel echo canceller module.




Figure 17. Front Panel of the Echo Canceller Demonstration System




Figure 18. Single-Channel Echo Canceller Module

As shown in the block diagram of Figure 19, the demonstration system models two end offices, a delay due to a satellite link, a delay due to a terrestrial link, a typical end-loop line response, and the echo canceller. A phone is connected via a two-wire interface to each end of the path. The two-wire interfaces are converted to four-wire in electronic hybrids. The hybrids also provide the required battery voltage to power the phones. The near-end two-wire line has a series-passive line simulator. The associated hybrid has an adjustable termination to allow a variable amount of hybrid mismatch, and therefore a variable amount of near-end echo response.

At each end, the four-wire analog signal is converted to and from PCM μ -law digital representation by a codec. The PCM signaling is done in a T1 format, with appropriate timing provided by a central timing generator. Variable delay is provided in the near-end and far-end path by digital

memories. The TMS32020 echo canceller is situated in the middle of the path, with signal processing done on the nearend to far-end direction of transmission. The other direction is used as the reference signal. All the TMS32020 signal I/O is performed using the T1 format. A display of the processed signal is used as an indicator of echo suppression in the absence of near-end signal. To aid the testing of the echo canceller, the far-end phone can be switched out and a noise generator switched in as a source of far-end signal.

The performance of the TMS32020 echo canceller was measured for white-noise input, as suggested in the CCITT G.165 recommendation. The measurement results are summarized in Table 7 and show that the TMS32020 echo canceller performance exceeds the CCITT requirements in all the tests described. The subjective performance on speech was also found to be very good in both singletalk and doubletalk modes, with no audible distortion of the signal.




Figure 19. Block Diagram of Echo Canceller Demonstration System

Table 7. TMS32020 Echo Canceller Performance

TEST DESCRIPTION	CCITT G.165 PERFORMANCE REQUIREMENT	TMS32020 ECHO- CANCELLER PERFORMANCE
Final echo return loss after convergence; singletalk mode	- 40 dbm0	< -48 dbm0
Convergence r\u00e5te; singletalk mode	≥ 27 dB	> 38 dB
3. Leak rate	≤10 dB	≈ 0 dB
4. Infinite return loss convergence	– 40 dbm0	< -48 dbm0

CONCLUSION

The development of novel variations of the generic least-mean-squared (LMS) echo cancelling algorithm and the near-end speech and residual suppression control algorithms has resulted in the implementation of a complete 128-tap single-channel echo canceller on a single TMS32020 programmable Digital Signal Processor. The echo canceller performance exceeds all requirements of the CCITT G.165 recommendations and the performance of similar currently available products. The only external hardware required are two program PROMs and a serial data multiplexer. A direct T1-rate serial interface is available to minimize component count in four-wire VF and T1 carrier configurations.

The single-channel TMS32020 echo canceller program provides a high-performance building block for low-cost systems, which can be tailored to a wide variety of system applications. Programmability offers the flexibility to implement custom requirements, such as cascaded sections for longer tail delay range, short-range multichannel versions, or other special-purpose functions.

The echo canceller application illustrates the power and versatility of the TMS32020 single-chip programmable signal processor. Applications of this technology can be expected to benefit many other complex signal processing tasks in communications products, including voiceband data modems, voice codecs, digital subscriber transceivers, and TDM/FDM transmultiplexers.

ACKNOWLEDGEMENTS

Texas Instruments and Teknekron Communications Systems wish to acknowledge the fine work done by the Teknekron project team comprised of Dr. David Messerschmitt, Dr. David Hedberg, Mr. Christopher Cole, Dr. Amine Haoui, and Mr. Peter Winship. Special appreciation is extended to Peter Winship for his excellent work in the design and construction of the prototype demonstration system and to James Hesson for his helpful

suggestions on the interleaved, coefficient update technique.


Further information about the echo canceller applications may be obtained by contacting Texas Instruments or Teknekron Communications Systems, 2121 Allston Way, Berkeley, CA 94704, (415) 548-4100.

Note that Texas Instruments does not warrant or guarantee the applicability of this application report to any particular design or customer use.

REFERENCES

- M.L. Honig and D.G. Messerschmitt, Adaptive Filters, Kluwer Academic Publishers (1984).
- D.L. Duttweiler and Y.S. Chen, "A Single-Chip VLSI Echo Canceller," Bell System Technical Journal, Vol 59, No. 2, 149 (February 1980).
- "Recommendation G.165, Echo Cancellers," CCITT, Geneva (1980).
- H.R. Huntley, "Transmission Design of Intertoll Telephone Trunks," *Bell System Technical Journal*, Vol 32, No. 5, 1019-36 (September 1953).
- J.C. Bellamy, Digital Telephony, Wiley & Sons (1982).
- M.J. Gingell, B.G. Hay, and L.D. Humphrey, "A Block Mode Update Echo Canceller Using Custom LSI," GLOBECOM Conference Record, Vol 3, 1394-97 (November 1983).
- D.G. Messerschmitt, "Echo Cancellation in Speech and Data Transmission," *IEEE Journal on Selected Topics in Communications*, SAC-2, No. 2, 283-303 (March 1984).
- D.L. Duttweiler, "A Twelve-Channel Digital Voice Echo Canceller," *IEEE Transactions on Communications*, COM-26, No. 5, 647-53 (May 1078)
- L. Pagnucco and C. Ershine, "Companding Routines for the TMS32010/TMS32020," Digital Signal Processing Applications with the TMS320 Family, Texas Instruments (1986).

APPENDIX A
HARDWARE SCHEMATIC OF THE SINGLE-CHANNEL DEMONSTRATION PROCESSOR



APPENDIX B SOURCE CODE LISTING

* TEMPORARY STORAGE LOCATION 2	* ECHO ESTIMATE	 OUTPUT ESTIMATE 	* RESIDUAL OUTPUT SPRS THRESHOLD		• HOLDS 1		* Y142 DATA MEM ADRS		* NEAR-END SAMPLE MSBS		* INPUT NEAR-END SAMPLE (K*U)	 INPUT NEAR-END SAMPLE (K=1) 			DATA MEMORY ALLOCATION			* PAGE 4 DATA MEM ADRS	* PAGE 4 PROG MEM ADRS		* NORMALIZED OUTPUT (K=0)	* NORMALIZED OUTPUT (K=15)		DATA MEMORY ALLOCATION	אררסכאי זכא		* PAGE 5 DATA MEM ADRS	* PAGE 5 PROG MEM ADRS		* FIR FILTER COEFFICIENT (K#127)	FIR FILIER CUEFFICIENT (N=U)		/ ALLOCATION			י ראטב ס טאוא חבח אטאט		* DEFERENCE SAMPLE (K=127)			ALLOCATION			* PAGE 7 DATA MEM ADRS	* DEFENDENCE SALES & SECTION 100 100 100 100 100 100 100 100 100 10	* DEFENDENCE CAMPLE (X+120)		. TEMPORARY STORAGE LOCATION 3		. COPY OF UNO FROM PAGE 4
105	107	108	109		0		==		112	113	114	115			4			512	65280		0	12		CONTA MEMORY	POPULA MENOR		640	65408		0.5	/21		6 DATA MEMORY ALLOCATION		,	99/	c	1.27	j		PAGE 7 DATA MEMORY ALLOCATION			968	c	٠,	2	91		17
EQU	FOU	EOU	ECC		5		500			EGU	EQC	EGG			PAGE			9	2		급	9		1000	A CE		5 0	EQU		2 5	3		PAGE		Č	3	č	3 5	9		PAGE			20	č	3 5	j	EQU		급
TEMP2	EEST	OUTPUT	THRES		ONE		ADY 142		20	SOLSBS	SODC	SIDC						P40M	P4P		ON N	SN15					P50#	PSPM		A127	2					5	5		-					P7DM	00	2717	2	TEMP3		CUND
6900	9900	2900			3900		006F		0000	0071	0072	0073						0200	FFOO		0000	000F					0580	FF80		0000	90 / F					0300	0000	9000						0380	0000	0000		0010		0011
0058	0000	0061	0062	0000 6900	0064	0002 0000	9900	0000 1900	0068	6900	0010	0071	0002 0000	0073	0074	0075	000 9200	0077	0078	000 6200	0800	1800	0082 0000	FR00	0084	0086 0000	0087	8800	0086 0000	0600	1600	1009 2600	000	. 5600	000 9600	/600	1000 8600	6600	2000	0102	F010	010	0105 0000	0106	0107 0000	0100	2000 0110	0111	0112 0000	6113
· 医多种性 医克勒氏性 医克勒氏 医克勒氏 医克勒氏性 医克勒氏性 医克勒氏性 医克勒氏性 医克勒氏性 医克勒氏性 医克勒氏性 医克勒氏征 医克勒氏征 医克勒氏征 医二甲基乙酰甲基乙酰甲基乙酰甲基乙酰甲基乙酰		:28-TAP ECHO-CANCELLER PROGRAM	IT TEXAS INSTRUMENTS INC., 1985		电影电影电影电影电影电影电影电影电影电影电影电影电影电影电影电影电影电影电影								* COEFF UPDDATE GAIN = 2**-10	= 2**(GAIN - 13)	* LPF LONG TAU = 16 MSECS	* 125 USECS * 2**(16-LTAU)	* LPF SHORT TAU = 4 MSECS	125 USECS * 2**(16-STAU)	* HPF TAU = IMSEC = 1/2*PI*170HZ	<pre>* = 125 USECS * 2**(16-HTAU)</pre>	 SUPRESS THRES = 1/16 (-2408) 	* = 2**-THRESO (-6DB * THRESO)	* HANG OVER TIME = 75 MSECS	* NEAD COCCOL TABLE - COR	* NEAR END SPEECH TAKES = 1008	* UPDATE CUTOFF = -480B	* = -6DB * (13 - LN(CUTOF0))			ILLOCAT10N		* PAGE 0 DATA MEM ADRS		* SERIAL PORT DATA RECEIVE REG	* SERIAL PORT DATA TRANSMIT REG	* DEDIOD DEG (NOT 11SED)	* 14TFDD1DT #AGK DFG	* MEN ALL DISCUSSION DES CNOT LISED.		* STORAGE FOR S(0) BY RINT	* STORAGE FOR Y(0) BY RINT	STORAGE FOR STO BY RINT	* STORAGE FOR ACC HIGH BY RINT	* STORAGE FOR ACC LOW BY RINT	NOT SURGEST OF 1-1M GOT GOA GOAG .	* DANCE AUR FOR MULLAW CAMPOUNTS	* +7 FOR MULLAW COMPRESSION	* MU-LAW COMPRESSION MANTISSA	* MU-LAW COMPRESSION SIGN	
*****		128-TAP ECHO	(C) COPYRIGH		***************		IDT 'EC128'			ALGORITHM CONSTANTS			3		6 0		11 0		13		n >800		009 0		-	0 >21				PAGE 0 DATA MEMORY ALLOCATION		0	,	0 7	- r	7.6	n •	† w	,				66					104		
:					:::::		OI.			₹			IN EQU		NU EQU		N EQU		N EQU		THRESO EQU		HANGTO EQU			CUTOFO EOU				ď		FOU			200								CH FOU	TACCL EQ		BADDR		3 2	0	
:.	•	•	•	•	:				•	•	٠,		0003 GAIN	•	0009 LTAU		0008 STAU		000D HTAU		0800 THE		0258 HAN			0021 CUT			•	•	•	MODE DOOR		_	DODI DXR	200		2100 HO		1980 0900			0063 TAC				0067 NFG7		18 6900	
1000		_				0000		0000				0000	8						00		- 08			Ġ	2	00		0000			0000	00	0000	8	88	95	900	8				S	00	00	0000	88		88	00	0000

建氯化苯甲基化物 医医皮肤皮肤 医水质 医牙头 医牙牙状腺 医克拉特氏 医克拉斯氏 医克拉斯氏 医克拉斯氏 医克拉斯氏 医克拉斯氏征 医克拉斯氏征 计分类	DOOCESSON INTITAL IZATION DOUTINE	THE POST OF THE	医胆囊性脊髓管 医骨骨 计电子 医乳腺素素 医克勒氏性 医克勒氏性 医克勒氏性 医克勒氏性 医克勒氏性 医克勒氏性 医多种			* INTIALIZE STO AND STI		* 0010 1110 0000 0000 IN BINARY	* DATA FOR STO		d :	* 1 -> OVM OVERFLOW SATURATION	8	A K	* 0010 0111 1111 1000 IN BINARY		PUATA FOR STI	Ŧ	X	2 5	ž Š	. 0 -> TC TC FLAG BIT RESET	N G	į				* LOWEST PAGE 0 LOCATION -> ARI	* 0 -> ACC			* ZERO PAGE 0	. ENABLE XINT, RINT	* DISBALE TINT, INTO, INTI, INT2	O CARLE H PEFF HA I-III *				
	1 00553000	THOSE SOON I			40	c	,	>2E00	TEMP		TEHPI				>27F8		16.	TEMP							INITIALIZE DAGE O			AR1,96		Ē	;	:	>0030	H.	76666		DXR	DRR1	DRR2
*			*******		AORG	à	Š	LALK	SACL		LST				LALK		SACL	LST1							417131	2		LAR	ZAC	ALL		SACL	LALK	SACL	- -	į	SACL	SACL	SACL
	• •	•		001E	8200	0028 0038 C000 1N1T	6200	0029 D001	0028	002C	002C 2068	. *	•	•	0020	002E 27F8	002F	0030 5168		•	•	•	• •	0031	••	•	0031	0031 C160	0032 CA00	0033 0033 CRIF	0034	0034 60A0	0035	0036 0030 0037 6004	0038	0039 FFFF	003A	003B 6060	003C 6061 003D
210	100	210					9110					0184		1585	000										050			020		0208			02130		0215	1 20			0220 T 0221 0222
• HOLDS 1	* HOLDS SATURATION	* AG DATA MEM ADRS	* YI DATA MEN ADRS	* INCO DATA MEM ADRS	. HT DATA MEH ADRS	* UNIA DATA MEM ADRS	- MODULO 16 COUNTER	data of days	* HANG OVER COUNTER RESC! VALUE		+ 50	SHURI IAU LPF 2":	• ;OUTPUT;	* LONG TAU LPF COUTPUT	במשפ ואם בגני ימפונ	. i Y0;	- LONG TAU LPF (YO) MSBS	* 1/ABSY	* ABSY CUTOFF LVL FOR NO UPDATE	SHORT TAU LPF ; YO.	- LOCAL MAXIMA (K=0)	* LOCAL MAXIMA (K=B)	THUMBOOM! STAGO! .	* UPDATE INCREMENT (K=7)		* A127 PROG MEM ADR	" UNO PROG MEM ADRS		如 6 6 6 6 6 6 6 6 6 6 7 8 7 8 7 8 8 8 8 8	NOHES		电影 化苯基苯甲基甲基苯甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲		. ON HARDWARE RESET GO TO INIT			FOVO OF CO. THIRD NO.	NAME OF THE STATE	. ON TINT GO TO TXRT
9 :	6	20	21	22	23	24	96	ī	86		66	100	101	102	507	104	105	9 2	108	109	91	118	000	127		P5PM+A127	P4PM+UND		***********	STHOMAGR TOLING TINES			0	FINI		56	1	KAK	TXRT
2	2	ĝ	200	EOC	3		5	Š	3 2		2		EQU	26	3			3 2			č	30	Š	33			200		******			****	AORG	ø		AORG		o	ac ·
AONE			ADY			ADUN 14	I		HCNTR		-	ABSSO		ABSOUT			-	14857	_	ABSYOF	_	£		INC7			HONO		:			:							
0115 0012	0116 0013	0117 0000	0119 0015	0120 0016	0121 0017	0122 0000	0124 0060	0125 0000	0127 0062	0128 0000	0129 0063	0130 0000	0132 0065	9900 0000	0134 0000	0136 0068	0137 0069	0138 006A	3140 006C	0141 006D	3142 0000 ANGE	0076	1145 0000	140 007F	148 0000	150 FF80	1151 FF00	1152 0000	154	0155	157	0158	0000 0910	0161 0000 0162 0000 FFB0	0001 0028	0163 0002 0164 001A	0165 001A	0018 01C1	0167 001C 0168 001C FF80 001D 01CF

35050 1941		SECULO FAMILI MACAO ASSENDLER PC 1:0 00:107	U 05:15/ 14:10:03 11-19-05 PAGE 0005	1505U	PARILY MACKE	JEUZU FARILT MACKO ASSEMBLEK PC 1.0 85.157	95.157 14:10:03 1-19-65 PAGE 0006
0223 0030 0001	LALK	XTBL		005E 02FF			
003E	i	1		005F	SACL	ADAO	
0225 0040	SACL	BADDK		0272 0060	4	DEDMANDAL	
0226 0040 0001	LALK	132		0001 0301			
0041 0084				0062	SACL	ADY 1	
0227 0042 6066	SACL	BIASZ		0275 0063	3	00000	
0229 0043 0001	LALK	-1		0275 0063 0001	LALK	F/DM+INCO	
0044 FFF9				0065	SACL	ADINCO	
0231 0045 6067	SACL	NEG7		0278 0066			
0232 0046 0001	LALK	THRESO		900	LACK	1-8M+M0/4	
0047 0800	i			0280 0068 6017	SACL	ADH7	
0233 0048 606D	SACL	THRES		0201 0069			
0235 0049 0001	¥	_		0282 0069 0001	LALK	P40N+UN15-1	
004A 0001	i			006B	SACL	ADUN14	
0236 004B 606E	SACL	ONE		0284 006C			
0237 UD4C	¥	P70M+Y143-1		0285 006C 0001	LALK	HANGTO	
0040	i			000E	SACL	HANGI	
0239 004E 606F	SACL	ADY 142		0287 006F			
0241 004F				0288 006F D001	LALK	**	* >400 * 1/8 OF MAX ABSY
0241 004F				000	7	>304	
0243 *	INITIA	INITIALIZE PAGE 4 AND 5		0290 0072	7		
0244				0072	LALK	>50	
0245 004F	ă	AP1.512	. LOWEST DAGE 4 ADDRESS ADI	00073 0020	1040	A 200 A	
0050 0200				0293 0075	345		
0247 0051	;		:	0294 0075 D001	LALK	CUTOFO	
0248 0051 CA00	ZAC		• 0 -> ACC	90076	č	110110	
0250 0052 CBFF	RP TX	255		0295 0077 6060	SACE	1000	
0251 0053				000	LALK	>400	
0252 0053 60A0	SACL	<i>:</i>	* ZERO PAGE 4 AND 5				
0254 0054				007A	SACL	ABSYOF	
0255	INITIA	INITIALIZE PAGE 6 AND 7		0300 007B 606E	SACL	O#	
U257 0054				0301 007C	FINIA		
0258 0054 CBFF	RPTK	255		0070			
0259 0055 0260 0055 60A0	SACL	<i>:</i>	* ZERO PAGE 6 AND 7	0304 007D FF80	B 1009		
0261 0056 0262 0056 C807	ă	•					
0263 0057	į	•					
0264 0057 0001	LALK	-					
0265 0059 6012	SACL	AONE					
0265 005A D001	Y K	>4FFF					
005B 4FFF	i						
0268 005C 6013	SACL	SONE		-			
0270 0050 0001	LALK	PSDM+A0					

	:.	:	**************	2.2.4.3.5.4.9.9.7.7.5.2.2.2.2.2.2.2.3.3.3.3.3.3.3.3.3.3.3.3		SUBH	SIDC	* ACC - SIDC * 2**16 -> ACC
			CYCLE START ROUTINE	WINE	0365 0092 0366 0092 0C73	V DO	SIDC, HTAU-1	* ACC + SIDC * 2**HTAU-1 -> ACC
7.6			**********	医喉性骨骨 医克拉特氏 医乳蛋白 医乳蛋白 医乳蛋白 医乳蛋白 医乳蛋白 医乳蛋白 医乳蛋白 医乳蛋白	0368 0093 6071	SACL	S0L58S	* LOW ACC -> SOLSBS
007F C800	START	FO.	0		0369 0094 0370 0094 6870	SACH	05	* HIGH ACC -> SO (MSBS)
0314		CONVER	T MU-LAW INPUT R	CONVERT MU-LAM INPUT REFERENCE SAMPLE TO LINEAR (YO)	0371 0095 0372 0095 5672 0373 0096	OMOV		* SODC -> SIDC
080		ZALS	DRR2	* MU-LAW Y(0) -> ACC	0374 **	COMPUTE	COMPUTE ABSOLUTE VALUE OF SO	or so
081 081 0065		V DO	BADDR	* ADD MU-LAW TABLE BASE ADDRESS	0377 0096 0378 0096 CE18	ABS		
082 C806		LOPK	9		0379 0097	Y AG	7	
0323 0083 0324 0083 5800 0325 0084		TBLR	٨٥	* LINEAR Y(0) -> Y0	0381 0098 0382 0098 6863	SACH	ABSSO	* ;50; -> ABSSO ON PAGE 7
		COMPUT	COMPUTE ABSOLUTE VALUE OF YO	E OF YO				
0084 2000		LAC	40	* Y0 -> ACC				
085 085 CE 18		ABS						
0334 0086 C807		Y-COPK	,					
087 087 6068		SACL	ABSYO	* 1701 -> ABSYO ON PAGE 7				
0088 0088 C800		LDPK	0					
680		CONVE	RT MU-LAW NEAR EI	CONVERT MU-LAW NEAR END SAMPLE TO LINEAR (SDDC)				
089 089 4160		ZALS	DRR1	* MU-LAW S(0)DC -> ACC				
08A 08A 0065		ADD	BADDR	* ADD MU-LAW TABLE BASE ADDRESS				
0347 0068 0346 0068 5872 0349 006C		TBLR	SODC	+ LINEAR S(0)DC -> SODC				
		COMPU	TE HIGH PASS FIL	COMPUTE HIGH PASS FILTERED NEAR END SAMPLE (SO)				
008C 008C 4171		ZALS	S0L SBS	* SOLSBS -> LOW ACC				
008D 008D 4870	_	ADDH	so	• 50 (MSBS) -> HIGH ACC				
008E 008E 1070	_	SUB	SO, HTAU	* ACC - S0 * 2**HTAU -> ACC				
108F 108F 4872		ADDH	SODC	* ACC + SODC * 2**16 -> ACC				
060								

	•				0440				· · · · · · · · · · · · · · · · · · ·
					0441				
			ECHO ESTIMATION ROUTINE	ION ROUTINE	0442			RESIDUAL OUTF	RESIDUAL OUTPUT SUPPRESSION ROUTINE
			************	第二次 中央 电电子 医电子 医电子 医多种	0444	:	:::::::::::::::::::::::::::::::::::::::	**********	本种单位 医甲甲基氏甲基氏甲基氏 医多种 医克拉特 医克拉特 医克拉特氏 医克拉特氏 医克拉特氏 医克拉氏氏 医克拉氏氏 医克拉氏氏试验检试验检尿
6601		è	•		0445 00AD				
0099 C800	- F.	Ě	•		0447 00AD 3C6B	SPRS	٦	IABSY	· IABSY -> T REG
		HOVE	Y128,Y129,Y	MOVE Y128, Y129,, Y142 TO NEXT HIGHER MEMORY LOCATION	0448 DDAE 0449 DOAE 3866		¥ b∤	ABSOUT	* ABSOUT * !ABSY -> P REG
A60	•	1	;		0451 00AF 2062		LAC	HCNTR	* NEAR END SPEECH FLAG -> ACC
109B		¥	AKI	AR FOINIER	0453 00B0 CB00		LDPK	0	
096 316F		LAR	AR1.ADY142	* ADY 142 -> ARI	0454 00B1 0455 00B1 F180		BGZ	WOUT	* IF N.E. SPEECH NO SPRS
309C CB0E		RPTK	4.	• K = 142,141,,128	0082 0088				
090 5690		DMOV		• Y(K) -> Y(K+1)	0457 0083 CE14		PAC		. P REG -> ACC
į		3	70 BONDOBBO BY	OFFICE OF CAMPS OF LAWS TO STAND TO STA	0459 0084 1060		SUB	THRES	* ACC - THRES -> ACC
0405 0406 0407 009F	•	5	VE REFERENCE OF	מיאוסוייים אין היוש אין	0461 0085 F180		BGZ	WOUT	* IF THRES EXCEEDED SKIP SPRS
1 009E 2E6E	F. 18	LAC	ONE , 14	* ROUND-OFF OFFSET -> ACC	0462 0087		,		
09F A000		ΑΡΫ́Κ	0	Q <1 0 *	0463 0087 FAB0 0088 0088		B10Z	L DOM	. IF BIO PIN LOW SKIP SPRS
OAO CEOS		CNFP		* ARI STILL POINTS AT Y127	0465 0089 CA00		ZAC		• 0 -> ACC
0A1 CB7F		A Y	127	* K = 127,126,0	0467 00BA 606C		SACL	OUTPUT	* ACC -> OUTPUT
00A2 5C90 00A3 FF80		MACD	A127PM,"-	* Y(K) * A(1-K) + ACC -> ACC	0469 0088 3C6C	WOUT	Ļ	OUTPUT	* OUTPUT -> F REG (FOR UND)
00A4 CE04		CNFD							
0A5 CE15		APAC		* P + ACC -> ACC					
0422 00A6 696B 0423 00A7		SACH	EEST,1	* Z * HIGH ACC -> EEST					
;		COMPU	COMPUTE THE OUTPUT						
0A7 2070		LAC	20	* S0 -> ACC					
00AB 106B		SUB	EEST	* ACC - EEST -> ACC					
0A9 606C		SACL	OUTPUT	• ACC -> OUTPUT					
0AA C807		¥ LD	7						
OAB CE 18		ABS							
UAC 0AC 6065		Č	02304	F 1040 NO 011004 V 004 4					

		************	如你就在我们还是我的,我们也不会有一个,我们们们的,我们们们的人们的,我们们们们的人们的,我们们们们的人们的,我们们们们的人们的,我们们们的人们的,我们们们们的人们的,我们们们们的一个人,我们们们们的	0523 0008	84P	4R1.51	
	• • •	LINEAR TO MU	LINEAR TO MU-LAW COMPRESSION ROUTINE	0524 0005 7105 0525 0009 0526 0009 4069	ZALH	81	
		*******	中国自然 医阿克克氏 医克克氏 医克克氏征 医克克尔氏征 医克克尔氏征 医克尔氏氏征 医克尔氏氏征 医克尔氏氏征 医克克氏征 医克克氏氏征 医克克氏氏征 医克克氏氏征 计分类 计记录器 计记录器 计记录器 计记录器 计记录器 计记录器 计记录器 计记录器	0527 00DA 0528 00DA CE18	ABS		
10BC 10BC 406C	CMPRS ZALH	OUTPUT	* OUTPUT -> ACC	0529 00DB 0530 00DB 0268	ADD	0.5	
008D CE18	SFL				XORX	>7500,4	. INVERT ALL BITS IN Q
308E CE 18	SFL		. LEFT JUSTIFY ACC	0000 7F00 0533 000E			!
008F F380	BLZ	NEGCMP	. IF ACC < 0 THEN GO TO NEGCHP	0534 00DE 6C01 TXOUT SACH	UT SACH	DXR.4	* 2**4 * HIGH ACC -> DXR
00C1 00C1 4866	POSCMP ADDH	BIAS2					
00CZ 3167	LAR	AR1, NEG7					
00C3 CB06	RPTK	9	* FIND MSB				
00C4 CEA2	NORH						
00C5 00C5 DE04 00C6 F000	ANDK	>F000,14	* ZERO 2 MSBS AND ALL LSBS				
0494 00C7 0495 00C7 6868	SACH	•					
00CB 7169	SAR	ARI,SI					
00C9 4069	ZALH	51					
OOCA CE 1B	ABS				•		
00CB 0268	ADD	0,2					
00CC 0406	XORK	>FF00.4	. INVERT ALL BITS				
0505 00CE FF80 0507 00CE FF80 00CF 00DE 0508 00D0	c	TXOUT					
0000 0000 CE18	NEGCMP ABS		. LEFT JUSTIFIED OUTPUT IN ACC				
0001 4866	ADDH	B1AS2					
0002 3167	LAR	ARI, NEG7					
0515 0003 0516 0003 CB06	RPTK	ý	* FIND MSB				
	MORM						
0005 DE04 0006 F000	ANDK	>F000,14	* ZERO Z MSBS AND ALL LSBS				
0007 0007 6868	7040	(

14:10:03 11-19-85 PAGE 0014		Ō,							d (- (E	0		TO POSUNC		THEN NO S	ı					HEN NO SA'			
: 5		MOVE UND.UNIUNI4 TO NEXT HIGHER MEMORY LOCATION	* ADUN14 -> AR1	K=14,13,,1	UN(K) -> UN(K+1)	UN(0) -> UN(1)	•			G (UND) -> ACC	SATURATE NORMALIZED GUTPUT (UNG) AT +/- 1.0	IF UND > 0 THEN GO TO POSUNG	ACC + SONE -> ACC	* IF -1.0 < UNO < 0 THEN NO SATE		ACC	* ACC - SONE -> ACC		ACC - SONE -> ACC	* 1F 0 < UND < 1.0 THEN NO SATR		* SONE -> ACC	
SSEMBLER PC 1.0 85.157 1.	********	N14 TO NEXT		• X=14	• UN(K	0)ND *	OUTPUT (UND		• IABS	* P REG	D OUTPUT (UN	U 71	• ACC		•	* 0 -> ACC	• Acc		• ACC	• 1F 0		* SONE	
ASSEMBLER I	*****	שיייייוואיסא	ARI, ADUNI4	13	2		COMPUTE NORMALIZED OUTPUT (UND)		IABSY		TE NORMALIZE	POSUNO	SONE	CNI			SONE	SAVUNO	SONE	SMLUND		SONE	SAVUNO
32020 FAMILY MACRO ASSEMBLER PC 1.0 85.157 14:1: OUTPUT NORMALIZATION ROUTINE		# HOVE U	LAR	RPTK	DMOV	ОМО	COMPUT		МРY	PAC	* SATUR	BGEZ	NEGUNO ADD	PGF7		ZAC	SUB	6	POSUNO SUB	BLEZ		LAC	œ
32020			3118	CBOD	2690	00F4 5680			386B	00F6 CE14 00F7		00F7 00F7 F480	0010	97.5	9010	CA00	00FD 1013	FF80 0107	0100	F280	9010	0103 2013	0104 FF80 0105 0107
	į	00F 1	00F1	30F2 30F2	000	00F4	;	00F5	00F5	00F6 00F7		00F7 00F7	900	00FA	000	000	00FD 00FE		000	50	0102	0103	0638 0104 0105
W		0595 OUTPUT 0596 0597	566	556	5 6 6			0610	0613		566	0619 0619 0620	-> ACC 0621			0626	0628		0632		0635	0636	
FAMILY MACRO ASSEMBLER PC 1.0 85.157 14:10:03 11-19-85 PAGE 0013 POMER ESTIMATION ROUTINE		* T REG STILL CONTAINS OUTPUT	UPDATE LONG TAU OUTPUT POWER ESTINATE (ABSOUT)	ABSOUT> HIGH ACC	AELSBS -> LOW ACC	ACC - ABSOUT * 2**LTAU -> ACC	ACC + ABSEO * 2**LTAU -> ACC	HIGH ACC -> ABSOUT	LOW ACC -> AELSBS	UPDATE LONG TAU REFERENCE POWER ESTIMATE (ABSY)	200 1001	APLEBS -> LOW ACC	ACC - ABSY * 2**LTAU -> ACC	ACC + ABSY0 * 2**LTAU -> ACC	ACC + CUTOFF * 2**LTAU -> ACC	HIGH ACC -> ABSY	LOW ACC -> AYLSBS	BSY)					
SSEMBLER PC 1.0 85.157		•	TPUT POWER E	* ABSC	. AELS	•	•	ĐIH .	*O" •	FERENCE POW	í	* AYL	• ACC	•	•	• HIG	MO1 *	IVIDE I BY A					
32020 FAMILY MACRO ASSENBLER PC 1.0 85.157		7	LONG TAU OL	ABSOUT	AELSBS	ABSOUT, LTAU	ABSE0,LTAU	ABSOUT	AELSBS	LONG TAU RE		ABST AYLSBS	ABSY, LTAU	ABSY0,LTAU	CUTOFF, LTAU	ABSY	AYLSBS	COMPUTE 1/ABSY (DIVIDE I BY ABSY)		AONE	<u>.</u>	ABSY	IABSY
AMILY MACRO	********	NORH LDPK	UPDATE	ZALH	ADDS	SUB	ADD	SACH	SACL	UPDATE		VAL H	SUB	ADD	ADD	SACH	SACL	COMPUT		ZALH	RPTK	SUBC	SACL
u i		2	• • •	,n		1966	960	9989	0000	••	•	4069 496A	1969	9960	2960	6989	606A	•	•	4012	CBOE	69,	00F0 00F0 606B
32020 F.		000F 000F C807 00E0		00E0 00E0 4066	4967	8	σ	œ.	õ			00	6	•	•	οņ.	o.			~	ų	-	Q

14:10:03 11-19-85	PAGE 0015
PC 1.0 85.157	
MACRO ASSEMBLER	
32020 FAMILY	

32020 FAMILY MACRO ASSEMBLER PC 1.0 85.157 14:10:03 11-19-85		* NEAR-END SPEECH DETECTION ROUTINE
	0646	0648 0649
32020 FAMILY MACRO ASSEMBLER PC 1.0 85.157 14:10:03 11-19-85 PAGE 0015	* ACC -> CUND	* ACC -> UN(0)
32020 FAMILY MACRO ASSEMBLER P	0642 0107 6011 SAVUNO SACL CUND	• 8080 SACL •
EC128	0642 0107	0644 0108 6080

0646			:	:	****************	多年中的中央中央主义 电上电电池电池电池电池电池电池 医克尔特氏试验检尿病
0647						
9445 9445					NEAK-END SPEECH	DETECTION ROUTINE
0650					************	
0651	6010			i		
0652	6010	/080	N N	¥	,	
0654						
0655				UPDATE	SHORT TAU REFEREI	SHORT TAU REFERENCE POWER ESTIMATE (ABSYOF)
0656	4010					
0658		4060		ZALH	ABSYOF	* ABSYOF * 2**16 ~> ACC
0659				i		
0990	0108	1860		SUB	ABSYOF, STAU	* ACC - ABSYOF * 2**STAU -> ACC
0662		9990		V DD	ABSY0,STAU	* ACC + ABSY0 * 2**STAU -> ACC
0663						
0664		6960		SACH	ABSYOF	* HIGH ACC -> ABSYOF
0665	010E					
0667				UPDATE	SHORT TAU NEAR E	END POWER ESTIMATE (ABSSOF)
0668						
6990						
0670	90.0	4064		ZALH	ABSS0F	* ABSSOF * 2**16 -> ACC
0672	0.0	1864		SUB	ABSSOF, STAU	* ACC - ABSSOF * 2**STAU -> ACC
6130	0110					
0674	0110	0063		ADD	ABSSO,STAU+NER	* ACC + ABSSO*2**STAU+NER -> ACC
0676		6864		SACH	ABSSOF	* HIGH ACC > ABSSOF
0677	0112			·		
0678						
0679				UPDATE	MODULO 16 COUNTER	(H) ~
0690	0112					
0682	0112	2060		LAC	1	• H → ACC
0683	0113					
0684	0113	0012		VQ0	AONE	* ACC + 1 -> ACC
. 0685	1	7000		ANDK	SOUR	* 1F ACC = 16 THEN 0 -> ACC
	0115	000F				
0687	-					
0688	9 : 10	909		SACL	T	* ACC -> H
6890	1	0813		P.C.7	NCCD:	* 1F H > 0 THEN GO TO NESD!
2600		1 2 2		ď		The second secon
1690	0119					
0692					;	
0693				2	MO, MI,, MV 10 NE	IO NEXT HIGHER REMORT LUCATION
0695	0119					
9690	0119	3117		LAR	AR1, ADM7	* ADM7 -> AR1
9690	0 1 1 1 1	CB07		RPTK	7	* K=7.60
6690	9110	1		-		
00/0	9110	2690		A CHICA	!	" A(K) -> B(K+!)

32020 FAMILY MACRO ASSEMBLER	
/ MACRO	
FAMIL	
32020	
EC128	
14:10:03 11-19-85	
32020 FAMILY MACRO ASSEMBLER PC 1.0 85.157	
ER PO	
ASSEMBLI	
MACRO	
FAMILY	
32020	

EC128	32026) FAHIL	Y MACRO	ASSEMBLER	PC 1.0 85.157	14:10	32020 FAHILY MACRO ASSEMBLER PC 1.0 85.157 14:10:03 11-19-85 PAGE 0019	EC128 32	020 FAHI	LY MACRO	32020 FAMILY MACRO ASSEMBLER PC 1.0 85.157	.0 85.157	14:10:03 11-19-85 PAGE 0020
10.14	2010 2110							0814	:			**********	计电话机 医多角性 医多种性 医多种性 医克拉特氏 医克拉特氏 医克拉特氏 医克拉氏虫虫 医克拉氏试验检尿病 医医克克氏试验 医克拉氏试验检尿病
0803 0150	4							0815	٠.		COEFFICIENT INCREMENT UNDATE ROUTINE	CREMENT UPDAT	TE ROUTINE
0805 0806			CHECK	IF LTAU REFE	RENCE POWER E	STIMATE	CHECK IF LTAU REFERENCE POWER ESTIMATE IS BELOW CUTOFF	0817	. !				
0807 0150 0808 0150 2069		NESP4 LAC	LAC	ABSY	• ABSY	* ABSY -> ACC		0819 0154 0820 0154 2015 UPINC LAC	5 UPING	: LAC	ADY 1	• ADY1 ->	* ADY1 -> ACC (Y0 IS NOW IN Y1)
0809 0151 0810 0151 106C	106C		SUB	CUTOFF	• ACC	* ACC ~ CUTOFF -> ACC	-> ACC	0822 0155 0060		ADD	I	* ACC + H -> ACC	-> ACC
0811 0152 0812 0152 F280	F280		BLEZ	d001	* IF A	3SY < CUT	. IF ABSY < CUTOFF THEN LOOP	0824 0156 6010	0	SACL	TEMP3		
0153	01BE							0826 0157 3110	0	LAR	AR1,TEMP3	* ADY1 + H -> AR1	-> AR1
								0827 0158 0826 0158 CE05	ı,	CNFP			

ANITAGO STAGOU TINGNOON!		医多种性 医医性性 医医性性 医生物 医生物 医生物 医生物 医医生物 医多种性 医多种性 医多种性 医多种性 医多种性 医多种性 医多种性 医多种性	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ADTI -> ACC (TO IS NOW IN TI)	* ACC + H -> ACC				* AUY! + H -> AK!			* UNO -> T REG		* BOLIND-OFF OFFSET -> ACC		* UN(0) * Y(0+H) -> P REG		C1 ** 1 * 7 * 1 * 4	* UN(K) * Y(K+H) + ACC -> ACC			P REG + ACC -> ACC UNU ->	* HIGH ACC -> INC(0)		CON A MUSEUM LIC CONTROL OF	KOUND-OFF OFFSET -	* UN(0) * Y(16+H) -> P REG		* K = 1,2,,15	٠	UNITY - CIVILIBITIA - ACC		. P REG + ACC -> ACC UNO -> T	CLUCK - SUR HULL			* ROUND-OFF OFFSET -> ACC		* UN(0) * Y(32+H) -> P REG	* K = 1,2,,15		* UN(K) * Y(K+32+H) + ACC -> ACC		* P REG + ACC -> ACC UND -> T	
THEFT		***********		AUY I	1		TEMP3		ARI, TEMP3			CUNO		AONE 15		<i>:</i>		4	INGPM+1 -*+			CUNO	INCO			AUNE, 15	:		4				CUND	TACON!	1		AONE, 15		<i>:</i>	4		UNOPM+1, *+		CUND	
		******		LAC	400		SACL		LAR	GNFP		۲		04.	,	μ		X X	MAC			LTA	SACH			LAC	Ą		RPTK		JA A		Ţ	7000	5		LAC		Ā	ATC		# A C		LTA A	
		:		OPINC																																									
				2012	0900		6010		3110	5030	9	3011		61.00	71 17	38A0		CBOE	5040			3011	6878			2F 12	2040		CBOE		50A0		3D11	0.00	5		2F 12		38A0	POR		50A0		3011	
			0154	0154	0100	0156	9510	0157	0157	92.0	0159	0159	015A	015A	200	0158	0150	0150	0120	015	015F	015F	9160		1910	0161	2910	0163	0163	0164	0164	0166			9 6					44		016B	3 6	0160	
0815	0817	0818	0819	0820	1280	0823	0824	0825	0826	0827	0829	0830	0831	0832	200	0835	9680	0837	9836		0840	0841	0842	0844	0845	0846	0847	0849	0820	1990	0852	0853	0854	0855	0825	0858	0829	0960	0861	0882	0864	0865	0866	0867	

0868 016E 0869 016E 687A	87A	SACH	1NC0+2	* HIGH ACC -> INC(2)	0921 018A 687E 0922 018B	SACH	INC0+6	
016F	F12	LAC	AONE, 15		0923 018B 0924 018B 2F12 0925 018C	LAC	AONE, 15	
0170	BAO	λΔ¥	<i>:</i>		0926 018C 38A0 0927 0180	λdΗ	.	
0171 CB0E	BOE	RP TA	14		0928 018D CB0E 0929 018E	AT A	4	
0172 5DA0 0173 FF01	DA0 F01	MAC	UNOPH+1."+		0930 018E 5DA0 018F FF01 0931 0190	HAC	UNOPM+I,*+	
0174 0174 3011	110	¥T.	CUNO		0932 0190 3011 0933 0191	LTA	CUNO	
0175 6878	978	SACH	INC0+3		0934 0191 687F 0935 0192	SACH	INC0+7	
0176 0176 2F12	F12	Γ V C	AONE, 15		0937 0192 CE04	CNFD		
0177 0177 38A0	940	Ψ	<i>:</i>					
0178 CB0E	30E	ATA	14					
0179 SDA0 0174 FF01	DA0 F01	HAC	UNOPH+1.*+					
31.78 3E	03.1	LTA	CUNO					
0895 017C 687C 0896 017D	97C	SACH	1NC0+4					
1170 1170 24	.12	C V C	AONE, 15					
317E 38	940	μ	<i>:</i>					
11.0 11.0 19.0	30E	RPTK	7					
0160 0181 181 FF	DA0 F01	H C	UNOPH+1,*+					
182 30	311	LT.	CUNO					
0908 0183 687D	076	SACH	1NC0+5					
184 ZF	-12	LAC	AONE, 15					
185 38 185 38	340	ΜÞΥ	:					
186 186 186	30E	RPTX	14					
0187 50 0188 FF	5DA0 FF01	H	UNGPH+1,*+					
0919 0189 3D	3011	LTA	CUNO					

35.157
3 0.1
5
ASSEMBLER
MACRO
>

		***********	化苯基甲基苯甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基	0996 01AB	APAC		
	* COEFF	COFFE CIENT UPDATE ROUTINE	JN11NC	Y			
	•			0999 01AC 6809	SACH	*0-,0,AR1	
6010			有你有效也是有关的,我们也有什么,我们们们们们们们们们们们们们们们们们们们们们们们们们们们们们们们们们们们们	1000 01AD			
945 0193 C010	D LARK	AR0,16	* 16 -> ARO (AR2 INCREMENT)	1002 01AD 38AA	λď	*+.AR2	
0194 3116	LAR	AR1.ADINCO	* ADINCO -> AR1	1004 01AE 4080	ZALH	•	
195 2014	t LAC	ADAO	* ADAG -> ACC	1006 01AF CE15	APAC		
0196 1060	ans c	r	* ACC - H -> ACC	1008 0180 6809 1009 0181	SACH	*00.AR1	
0197 6010) SACL	TEMP3		1010 0181	À	*+.AR2	
0198 3210	D LAR	AR2, TEMP3	* ADAG - H -> AR2	1012 0182	ZALH		
199 CE 04	SPM	2	* SET 4 BIT LEFT SHIFT OF P REG	1014 0183			
019A 236B	9 LAC	I ABSY . GAIN	* IABSY * 2**GAIN -> ACC	1016 0184	2 1		
196 6010) SACL	TEMP3	* ACC -> TEMP3	1018 0185	E C		
1 019C 3C10	0 רב	TEMP3	* TEMP3 -> T REG	1020 0185 1020 0185 38AA	Ā	*+, AR2	
261				1022 0186 4080	ZALH	•	
1190 38AA	Y MPY	*+, AR2	* INC(0) * T REG -> P REG	1023 0187 1024 0187 CF15	APAC		
19E 4080	D ZALH		* A(H) * 2**16 -> ACC	1025 0188	HQ45	. OO*	
019F CE15	5 APAC		. P REG + ACC -> ACC	1027 0189			
01A0 6809	SACH	*0-,0,AR1	* HIGH ACC -> A(H)	1029 0189 38AA	¥	*+, AR2	
1410				1031 01BA 4080	ZALH	•	
01A1 38AA 01A2		*+, AR2	INC(I) * I MEG -> P MEG	1033 0188 CE15	APAC		
01A2 4080 01A3	2ALH	•	* A(16+H) * 2**16 -> ACC	1034 01BC 1035 01BC 6809	SACH	*0-,0,ARI	
01A3 CE15	5 APAC		* P REG + ACC -> ACC	1036 0180 1037 0180			
0184 6809	9 SACH	*00,AR1	• HIGH ACC -> A(16+H)	1038 0180 CE08	SPM	a	* SET NO SHIFT OF P REG
01A5 38AA	Y HPY	*+, AR2	* INC(2) * T REG -> P REG				
01A6 4080	D ZALH	•	* A(32+H) * 2**16 -> ACC				
01A7 CE15	5 APAC		* P REG + ACC -> ACC			•	
01A8 6809 01A9	9 SACH	*0-,0,ARI	* HIGH ACC -> A(32+H)				
0149 0149 3844	Y MPY	*+, AR2					
**							

· · · · · · · · · · · · · · · · · · ·	A 14 C YOUNG TOWN TABLE		新加州 医马克特氏 医多种 医多种 医多种 医克里氏 医克里氏 医克里氏 医克里氏 医克里氏 医克里氏 医克里氏试验检尿道 医克里氏试验检尿道氏征检尿道检查检尿道检验检尿道		AORG >300	EQU \$	16041		>E2A1		•	^		DATA >E/AI					DATA SEEAI																											DATA >F841	
			:			XTBL																																									
1095	960	. 8601		1100 0102	1101 0300	0000	1104 0300	1105 0300 EOA1	1107 0302 EZA1	1108 0303 E3A1	1109 0304 E4A1	1110 0305 E5A1	1111 0306 E6A1	1112 0307 E7A1	1113 0308 EBAI	1115 030A EAA1	1116 030B EBAI	1117 030C ECA!	1118 0300 EDA:	1120 030F EFA!	1121 0310 F061	1122 0311 FOE1	1123 0312 F161	1125 0314 F261	1126 0315 F2E1	1127 0316 F361	1129 0317 551	1130 0319 F4E1	1131 031A F561	1132 031B F5E1	0310	0150	33.5	1137 0320 F841	0321	1139 0322 FBC1	1140 0323 F901	1141 0324 F941	1142 0325 F981	1143 0326 F9C1	1144 0327 FA01	1145 0328 FA41	1146 0329 FAB	1147 032A FACI	1148 0328 FB01	1149 032C FB41	000
电电电电路 医多种性 医多种性 医多种性 医多种性 医多种性 医多种性 医多种性			*****************************		. WAIT IN LOOP UNITL RINT/XINT	* EXTRA IDLE FOR TWO RINT									SAVE SID	* 0 -> PAGE POINTER		* SAVE HIGH ACC	* SAVE LOW ACC		* DRR1 -> ORR2		* DRK -> ACC	* MASK-OFF MSB BYTE		1000	ACC -> DRRI	* RESTORE LOW ACC		* RESTORE HIGH ACC	e pectode eta	י אבטוסאני טוס	OF PARTICULAR FUAGRED		* RETURN TO PROGRAM			计多数计算机 化二氯甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基		ROUTINE		医多种学者 计存储 医水体 医水体 医电池 医电池 医医性性 医医性性 医		* INTERRUPTS ENABLED		. BRANCH TO PROGRAM START	
化化水油 医克勒氏征 医多种性 医多种性 医多种性 医多种性 医多种性 医多种性 医多种性 医多种性		CICLE END RODINE	· · · · · · · · · · · · · · · · · · ·		* WAIT IN LOOP UNITL RINT/XINT	* EXTRA IDLE FOR TWO RINT					RINT SERVICE ROUTINE											•	DKR -> ACC	>00FF * MASK-OFF MSB BYTE			י אַנַר יין טאַצן .	TACCL * RESTORE LOW ACC		TACCH * RESTORE HIGH ACC	013 3801338 •	•	GENARIA STRUBBELL		* RETURN TO PROGRAM			· · · · · · · · · · · · · · · · · · ·		XINT SERVICE ROUTINE		化非非常性 电水流 医水流 医水流 医水流 医水流 医非常 医非常 医非非 医非 医 医 医 医 医 医 医 医 医 医 医 医		* INTERRUPTS ENABLED		START . BRANCH TO PROGRAM START	
电电电电路 化环境 医电影 医电影 医电影 医电影 医多种		CICLE END ROUTINE	在中央中央 在中央市场的 医克拉特氏 医克拉氏 医克拉氏 医克拉氏 医克拉氏 医克拉氏 医克拉氏 医克拉氏试验检尿病 医克格特氏 医克格特氏 医克拉特氏 医克拉特氏病 医克拉特氏病 医克拉特氏病 医克拉特氏病 医克拉特氏病 计记录器 计记录器 计记录器 计记录器 计记录器 计记录器 计记录器 计记录器		1DLE	IDLE * EXTRA IDLE FOR TWO RINT									SST TSTD * SAVE STU			* SAVE HIGH ACC	* SAVE LOW ACC		* DRR1 -> DRR2			•			•	•		•	•	0.61	GENARI SEGURGATIVE • TALE		RET * RETURN TO PROGRAM			不不会不不不不不不不不 医二甲甲基甲甲基甲甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲		XINT SERVICE ROUTINE		在中国,是一个,是一个,是一个,是一个,是一个,是一个,是一个,是一个,是一个,是一个		FINT			
**************************************		CICLE END ROUTINE	a s a a s x x x x x x x x x x x x x x x		LOOP IDLE	•			医多种 化苯甲基苯甲基苯甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基				电影电电影 医多种性 医克拉克氏征 医克拉克氏 医克拉克氏 医克拉克氏 医克拉氏性 医克拉氏性 医克拉氏征 医氏管炎 医氏管炎 医氏管炎 医原生性 医克拉氏征 医氏管炎 医氏结肠炎 医原生性 医克拉氏征 医原生性 医克拉氏征 医原生性 医克拉氏征 医氏管炎 医克拉氏征 医氏管炎 医氏管炎 医皮肤炎 医皮肤炎 医克拉氏征 医克拉氏征 医克拉氏征 医克拉氏征 医氏管炎 医克拉氏征 医氏管炎 医皮肤 医原生性 医皮肤 医原生性 医皮肤 医原生性 医皮肤 医原生性 医克拉氏征 医皮肤 医原生性 医克拉氏征 医克拉氏征 医克拉氏征 医克拉氏征 医克拉氏征 医克拉氏征 医克拉氏征 医氏管炎 医氏管炎 医皮肤		RXRT SST 1ST0 "SAVE S10	LDPX 0 • 0 -> PAGE POINTER		SACH TACCH . SAVE HIGH ACC	TACCI * SAVE LOW ACC		DMOV DRR1 * DRR1 -> DRR2		DRR	ANDK >00FF *		1000	UKKI	ZALS TACCL *		* ADDH TACCH	CHOL		- N-1		RET	!		多声音素素与水水水等和电子水等自由水 非常非常不幸 医多次球状 化化水平环 医苯甲胺 医非非非非非非非非非非非非非非非非	•	* XINT SERVICE ROUTINE	•	化等的单位 计电池 化苯化苯化 化化铁铁 化二甲基苯甲基甲基苯甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲		TXRT EINT		START	

157 14:10:03 11-19-85 PAGE 0028	• POSITIVE VALUES NEXT
ER PC 1.0 85.157	
SSEMBL	1
32020 FAHILY MACRO ASSEMBLER	0 A 1 A 1 A 1 A 1 A 1 A 1 A 1 A 1 A 1 A
32020 FA	33.05.6 FTC. 33.05.6 FTC. 33
EC128	2 1 2 2 2 2 2 2 2 2
14:10:03 11-19-85 PAGE 0027	
ER PC 1.0 85.157	
SSEMBL	10 10 10 10 10 10 10 10
32020 FAMILY MACRO ASSEMBLER	44444444444444444444444444444444444444
32020	200 P F C C C C C C C C C C C C C C C C C C
EC128	11.55

14:10:03 11-19-85 PAGE 0030											-																																																	
PC 1.0 85.157																																																												
0.1.0																																																												
SSEMBL	¥93	98		2 5	× 68	×63	Š	25.		3 5	5	¥	, 44.	×45	, 4	Š	×39	>35	Ē	5	3 5	2	22	>2	Ļ	Š	Y ^		2	2	7 :	7	~	ň	ŏ	<u>*</u>	8	9^	*	,		?																		
32020 FAMILY MACRO ASSEMBLER	DATA	DATA	DATA	4 F	V 4 4 0	OATA	ATAC	A TAC	PATA		4 1 4 0	Y Y	VIV	DATA	DATA	DATA	DATA	DATA	ATAC	ATAG	F		< -	DATA	DATA	DATA	DATA	ATAC	A.C. W.C.		¥ :	VAIA	4 - V	DATA	DATA	DATA	DATA	DATA	DATA	ATAC	4	5	9	2																
AHILY																																													25															
2020 F.	6600	88	69.3	e ;	2 5	9	3 5	3 5) -	<u>,</u>	40	43	45	=	30	39	35	-		9 6		67	21	ш	20	4	4	2 4	9	<u>.</u>	Z.	2	30	20	٧o	90	90	3		3 8	3		0011	444															
en .	0309 00																																																											
EC 128	1323 0																																											1363	D ERRO															
ū																																													2															
-85																																																												
11-19																																																												
14:10:03 11-19-85 PAGE 0029																																																												
14:																																																												
.157																																																												
PC 1.0 85.157																																																												
32020 FAHILY MACRO ASSEMBLER	>7BF	¥1.	×73F	1 2	×675	>63F		. 5. P. C	N5.7E		5	×	>4BF	>47F	>43F	>3FF	> 3CF	>3AF	> 3AF	1365	9 6	100	1324	>30F	>2EF	>2CF	>2AF	> 2 RF	>26F	1000	764	7224	10.2 C	> 1EF	>107	>1C7	×187	>1A7	161	181	2.5		200	10.	1		/7!)))	7.	¥.	8	25	3 5	5	98.	2 :	, Au	. A.	96
CRO AS	DATA	DATA	DATA	DA ! A	DATA	DATA	ATA	TAT O	ATA			V V	DATA	DATA	DATA	DATA	DATA	DATA	DATA	ATAC	(+ + + + + + + + + + + + + + + + + + +		V . V	DATA	DATA	DATA	DATA	DATA	PATA		V .	< :	AIA	DATA	DATA	DATA	DATA	DATA	DATA	47.4	(* E	Y + 4		V .			¥ .	4 1	٧ : د د د	DATA	DATA	DATA	V .		V V	A 1 4	٠	DATA	NA!A	4.40
ILY MA		_												_	_	_	_								_	_			_	_		_		_	_	_	_				_		_			•			_	_	_	_	-		_			-	-	-
0 FAM																																																												
3202	0.7BF																																																											
60	6 03A0																																																											
EC128	1266	126	126	9	127	1272	127	127	1274	34.6	77	171	127	127	158	128	1587	128	1284	1286	í	9 6	071	128	1283	1290	1291	1292	120			2	Š	129	1296	1295	1300	1301	1302	130	200	200		300		200	5	5	2	3	131	<u>.</u>	131		2	318	2 5	1361	1361	1321