# An Implementation of a Software UART Using the TMS320C25

APPLICATION REPORT: SPRA077

David Zalac
Digital Signal Processor ProductsSemiconductor Group
Texas Instruments

Digital Signal Processing Solutions



### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1997, Texas Instruments Incorporated

### **TRADEMARKS**

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

### **CONTACT INFORMATION**

US TMS320 HOTLINE (281) 274-2320

US TMS320 FAX (281) 274-2324

US TMS320 BBS (281) 274-2323

US TMS320 email dsph@ti.com

# An Implementation of a Software UART Using the TMS320C25

### **Abstract**

When transmitting to and receiving data from a processing engine such as the TMS320C25 digital signal processor, it is common to encounter problems when interfacing to asynchronous devices. This chapter provides a look at software implementation of a Universal Asynchronous Receiver and Transmitter (UART) which enables communication with asynchronous serial devices with a minimum of external hardware. Topics covered include:

Characteristics of asynchronous communications
Limitations of and reasons where use of a UART are justifiable
An overview of the functions provided by a UART
UART Implementation
A list of References
An appendix of source code
Supporting figures illustrate the following:
UART word format and architecture
Timer interrupt service routine
Transmitter routine
UART status word

Receiver routine

□ RS-232 interface



## **Product Support**

### **World Wide Web**

Our World Wide Web site at www.ti.com contains the most up to date product information, revisions, and additions. New users must register with TI&ME before they can access the data sheet archive. TI&ME allows users to build custom information pages and receive new product updates automatically via email.

### **Email**

For technical issues or clarification on switching products, please send a detailed email to *dsph@ti.com*. Questions receive prompt attention and are usually answered within one business day.

### Introduction

Interfacing to asynchronous devices is a common problem in transmitting to and receiving data from a processing engine such as the TMS320C25 digital signal processor. This report describes a software implementation of a Universal Asynchronous Receiver & Transmitter (UART) that provides the ability to communicate with asynchronous serial devices in a system with a minimum of external hardware.

Asynchronous communications are characterized by the absence of a timing reference such as a clock or framing signal. Various tradeoffs arise from this distinction from synchronous communications in terms of hardware and software requirements and data throughput capacity. Synchronous communications require a timing reference, but otherwise have minimal hardware and software requirements. Asynchronous communications require a mechanism for deriving a timing reference from the received signal. Additionally, various error-checking functions are typically implemented. These requirements impose hardware and/or software overhead that is not imposed in the synchronous case. Moreover, synchronous interfaces can typically support much higher data throughput rates than asynchronous interfaces.

Implementing a UART in software imposes CPU overhead whose acceptability is application-dependent. In applications where the overall data throughput rate is sufficiently low, or in cases in which a UART is to be used only for booting system memory at powerup, use of a software UART may be justifiable. A hardware solution (i.e., a UART IC) may be more appropriate in high data rate applications and in applications requiring low I/O overhead. A detailed analysis of overhead imposed by the TMS320C25 software UART is given later in this report.

A high-speed synchronous serial interface is provided by the on-chip serial port of the TMS320C25. A full description and specification of the serial port may be found in the Second-Generation TMS320 User's Guide. [4]

### Overview

The functions provided by a UART are simply the transmission and reception of serial data and the checking and signalling of various error conditions. These functions are described in detail in the following sections.

### **Data Format**

Shown in Figure 1 is the layout of a word in a format assumed by the UART. Bit 0 is a space (logic low) and is referred to as the start bit. Bits 1 through N are the N data bits of the word with the LSB occupying bit position 1. Typically, N has a value of 5, 6, 7, or 8. The maximum value of N is given by Nmax = 14-M, where M is the

number of stop bits. Bit N+1 is referred to as the parity bit and has a value such that the total number of ones in the word (bits 1 through N+1) is odd if odd parity is selected and even if even parity is selected. Bits N+2 through N+M+1 are referred to as stop bits, and each has a value of one. The total word length WORD\_LEN is thus given by WORD\_LEN = N+M+2.




Figure 1. UART Word Format

### **Data Reception**

Reception of a data word starts with detection of the start bit. One way of performing start bit detection is to sample the input data signal at a rate that is large compared to the bit rate, then testing each sample for a space (logic low). An optional check can be performed to verify that the first logic low detected represents a valid start bit and not just noise. This check is performed by testing that the input signal is low one-half-bit duration after the start bit has been detected.

Once the start bit has been detected, the UART simply recovers the data from the input signal and keeps track of the data parity. The parity is checked against the received parity bit after all the data bits have been received. Finally, the integrity of the word framing is checked by testing that the input signal is high when the first stop bit is expected.

### **Data Transmission**

Transmission is considerably simpler than reception in that timing information does not have to be recovered from an asynchronous signal. Furthermore, no error checking is performed by the UART transmitter. Transmitting a data word is preceded by appropriately formatting the data to be transmitted; i.e., adding start, stop and parity bits. Formatting is done in TMS320C25 software. The output signal is generated from the data and appears on the UART's output signal line.

### **Implementation**

The UART implementation described in this report makes use of two TMS320C25 general-purpose I/O pins (XF and BIO/) and the timer interrupt. The input signal is received on the BIO pin via the TMS320C25 BIOZ instruction. The output signal appears on the general-purpose flag pin XF. The state of XF is controlled in software via the SXF and RXF instructions. The TMS320C25 serial port is not used. As shown if Figure 2,

the transmitter and receiver are "serviced" each time a timer interrupt is generated. The timer interrupt rate is an integer multiple (K) of the bit rate.




Figure 2. Timer Interrupt Service Routine

Several pieces of code comprise the UART software:

- 1. Timer interrupt service routine
- 2. UART\_INIT initialization routine
- 3. XMT routine
- 4. RCV routine
- 5. PUT\_DATA
- 6. GET\_DATA
- 7. XCOMPOSE

The UART transmitter and receiver are located in the timer interrupt service routine. (No context save/restore is included in this interrupt service routine. Refer to the "Precautions" section for details.) UART\_INIT initializes the UART with the values appearing in the assembly-time constants section of the source listing. XMT and RCV are user-written routines that interface the UART to the user's program. XCOMPOSE, PUT\_DATA and GET\_DATA are auxiliary routines available to the user for executing UART interface housekeeping tasks. Each of these seven routines is described in detail later in this report.

Figure 3 shows the UART structure and the transmit and receive data paths. The transmit and receive buffers TDATA and RDATA are 16-bit wide TMS320C25 on-chip data memory locations. The transmit and receive software shift registers TSHF and RSHF are also located in data memory. The UART status word USTAT maintains UART status and error information. USTAT will be discussed in detail later in this report. The value of USTAT is written to I/O port UARTPORT each time USTAT is updated, thus allowing the capability of externally monitoring the UART status. The input and output pins (BIO and XF) may be interfaced to RS-232-compatible transmit and receive lines. Finally, the locations in data memory for transmit and receive data are pointed at by two TMS320C25 auxiliary registers AR(OPT\_PTR) and AR(INP\_PTR), respectively.




Figure 3. UART Architecture

All UART variables are mapped into TMS320C25 on-chip RAM block B2. The code size is 332 words and can be executed from on-chip ROM, EPROM (TMS320E25), or off-chip program memory. The maximum bit rate supported is 19.2 kilobits per second (full duplex).

### **Transmitter**

Figure 4 shows a flowchart of the transmitter routine. When the transmitter completes transmission of the current word, a new word (TDATA) is loaded into the transmitter software shift register if the TDA (Transmit Data Available) flag is set.




Figure 4. Transmitter Routine

TDA is one of 6 flags residing in the UART status word (see Figure 5). The word to be transmitted is shifted out on the XF pin at the user-specified bit rate.

		Bit 5	Bit 4	Bit3	Bit 2	Bit 1	Bit 0
Not used	Not used	TDA	RDE	RDA	ROR	FRM	RPE

Figure 5. UART Status Word

Feeding data to the transmitter consists of three steps: appropriately reformatting the data to be transmitted (i.e., adding start, parity, and stop bits), loading the data into the UART variable TDATA, and indicating to the UART that valid transmit data is present in TDATA by setting the TDA flag. The first step can be accomplished by pointing AR(OPT\_PTR) at the data to be transmitted and calling auxiliary routine XCOMPOSE. XCOMPOSE does an in-place reformatting of the data per the values in the UART parameter variables (see source listing). Routine PUT\_DATA may be called to load TDATA and set TDA.

Each time the transmit shift register empties, a call to XMT is made. Management of AR(OPT\_PTR) and calls to XCOMPOSE and PUT\_DATA may be made from XMT. Alternatively, these functions can be executed from the user's program. This is the preferred approach, because all code in XMT adds to the maximum path length through the timer interrupt routine and thus decreases the maximum bit rate. However, calls to PUT\_DATA from the user's program should be made only if TDA = 0. If this condition is not satisfied, the current word to be transmitted will be overwritten. (The condition TDA = 0 is guaranteed if PUT\_DATA calls are made from XMT and needn't be checked.)

Initiation of transmission of the first word in a string of words (string = one or more words) must be made from the user's program by calling XCOMPOSE and PUT\_DATA, as no XMT calls can be made until the transmitter is started.

The status of the transmitter can be ascertained by reading bit 5 of the UART status word, as shown in Figure 5:

**USTAT** 

BIT 5 Transmit Data Available

TDA = 1 indicates to the UART that valid transmit data is present in TDATA.

### Receiver

Shown in Figure 6 is a flowchart of the receiver routine. The state of the receiver is indicated by the value of RSTAT and bits 0 - 4 of the UART status word as shown below.




Figure 6. Receiver Routine

RS	TAT	Receiver Status	·
0 1 2 3 4		Waiting for star Waiting for data Waiting for pari Waiting for stop	t bit center a bit ity bit
USTAT		· · · · · · · · · · · · · · · · · · ·	
BIT 0	Receive	Parity Error	If receive parity checking is active (RPACTIVE = 1), RPE is set if a parity error is detected.
BIT 1	Framin	g Error	This bit is set if a logic low is sensed on $\overline{BIO}$ when the first stop bit is expected.
BIT 2	Receive	er Overrun	This bit is set if RDA is not cleared before reception of the next word is completed.
BIT 3	Receive	Data Available	This bit is set when reception of a word is completed and indicates the presence of valid data in RDATA.
BIT 4	Receive	Data Enable	The receiver routine is bypassed if this bit is a zero.

Reception is initiated by setting RDE. Each time a complete word is received, a call to RCV is made. RCV can call GET\_DATA to copy the new data to the location pointed at by AR(INP\_PTR) and to clear RDA. If RDA is indeed cleared by every call to RCV, some overhead can be eliminated by deleting the setting, clearing, and checking of RDA because the overrun detect function is superfluous in this case.

The received data in RDATA is right-justified with the LSB in the zero'th bit position and with start, stop, and parity bits stripped.

### Overhead and Optimization

The overhead imposed by the UART is primarily determined by the length of the timer interrupt service routine and the timer interrupt rate (K \* bit rate). An expression for overhead is given below:

overhead (%) = K × (bit rate) × (T + R) × 
$$T_{c(C)}$$
 × 100%

K= (timer interrupt rate)/(bit rate).  $T_{c(C)}$  is the period of CLKOUT1 and CLKOUT2. In the timer interrupt service routine shown in the source listing, T and R are given by

$$T = (8 \times WORD\_LEN \times K + 14 \times WORD\_LEN + 15)/(WORD\_LEN \times K)$$

$$R = (17 \times WORD\_LEN \times K + 36 \times WORD\_LEN + 169)/(WORD\_LEN \times K)$$

The values of T and R at WORD\_LEN = 10 and K = 16 are T = 9 cycles per timer interrupt and R = 20 cycles per timer interrupt. (These are the correct values when the timer interrupt service routine is in zero-waitstate external program memory. T and R have smaller values if the service routine is in internal program memory.)

T and R represent the average path lengths (in processor cycles) through the transmitter and receiver routines, respectively, in continuous full-duplex operation. Values of overhead for several bit rates and values of K are tabulated in Table 1. Overhead associated with XMT, RCV, GET\_DATA, PUT\_DATA, and XCOMPOSE code is not included. Note that continuous full-duplex operation constitutes worst-case scenario, a scenario unlikely in applications using asynchronous I/O.

Table 1. UART Overhead (%) vs. Bit Rate (r in bps) and K for WORD\_LEN=10<sup>†</sup>

K/r	300	1200	2400	4800	9600	19,200
6	1	3	5	10	21	42
8	1	3	6	13	26	51
10	1	4	8	15	31	_
12	1	4	9	18	35	_
14	1	5	10	20	40	_
16	1	6	11	22	45	

<sup>&</sup>lt;sup>†</sup>Overhead imposed by the UART is relatively insensitive to WORD\_LEN.

There are several ways the user can modify the UART code to reduce the values of T and/or R. Some of these involve eliminating the setting, clearing, and checking of flags in the USTAT register that are not necessary in a fixed configuration. Others involve streamlining of the interface between the UART software and the user's program.

### **UART Configuration**

The initial values of the UART parameters (e.g., bit rate and parity type) appear in the assembly-time constants section of the source listing given in the appendix of this report. Note that an initial-value constant exists for each UART parameter and has the same name as its corresponding parameter, but with an "I" prefix. If the UART is to be run in a fixed configuration, the user needs only to modify the initial value parameters and re-assemble and link the program. However, if the configuration is to be modified "on the fly", the following measures need to be taken:

To Respecify Modify

RPACTIVE RPACTIVE (0 or 1)

K KM1, K2M1, and TINTPER

(KM1 = K-1; K2M1 = K/2-1)

N and WORDLEN, CALL PARINIT

WORD\_LEN WORD\_LEN

ODD, CALL PARINIT (initialize parity templates)

TINTPER TINTPER

# of stop bits WORD\_LEN (# of stop bits = WORD\_LEN-N-2)

### **Precautions**

No context save/restore is provided in the timer interrupt service routine as the user will want to write and optimize this part of the routine for his own application. The timer interrupt routine affects the following registers and memory locations:

CPU Registers	Memory Locations
Accumulator	60h-77h (RAM block B2)
T register	dma <ar(inpptr)></ar(inpptr)>
P register	TIM register
Auxiliary registers 1-7	PRD register
Status regs STO & ST1	

The timer interrupt routine uses two levels of stack plus as many levels as are required to accommodate subroutine calls from XMT and RCV.

If the PRD register contains a value less than 64 (19.2 kbps @ K = 8 or 9.6 kbps @ K = 16), the sampling of some receive bits may be significantly delayed from bit interval centers and some transmit signal edges may be delayed.

The actual transmit and receiver-sampling bit rate r is given by

$$r = 1/[P \times K \times T_{c(C)}],$$

where P is the sum of the contents of the PRD register and one. If no integer value of P exists for a specified r, K, and  $T_{c(C)}$ , the receiver should typically be allowed to run at the rate closest to but greater than the ideal bit rate.

If the receiver bit rate is exactly equal to the transmit bit rate of the external transmitting equipment, the sampling of incoming bits will occur at times close to the centers of the corresponding bit intervals. Some error is introduced by the latency between the falling edge of the start bit and the time at which the start bit is detected. The maximum value of that error (e<sub>1</sub>) is equal to one period of the timer interrupt.

Additional error is introduced if the receiver bit rate differs from the bit rate of the incoming data stream. Let the bit duration dictated by the timer interrupt rate be denoted by  $T_1$  and let the bit duration of the incoming data be denoted by  $T_2$ . The error introduced by the inequality of  $T_1$  and  $T_2$  (e<sub>2</sub>) for the n'th bit is given by

$$e_{2(n)} = (T_1 - T_2) \times (n - 1/2)$$
 (1)

The start bit corresponds to n = 1. The cumulative error for one word is equal to  $e_2$  evaluated at  $n=WORD\_LEN$ .

Still another source of error is the latency associated with multicycle instructions. Should a timer interrupt occur during execution of a multicycle instruction or repeat loop, an error  $e_3$  will delay the sampling of  $\overline{BIO}$  by a minimum of zero and a maximum of I-1 cycles, where I is the length (in cycles) of the longest instruction or repeat loop.

The total difference between the sampling time and a corresponding bit interval center is the sum of  $e_1$ ,  $e_2$ , and  $e_3$ . In general, the absolute value of the sum of  $e_1$ ,  $e_2$ , and  $e_3$  must be less than one-half the duration of one bit in the incoming data stream in order that all sampling instants fall in corresponding bit intervals; i.e.,

$$|e_1 + e_2 + e_3| < T_2/2$$
 (2)

The above constraint is appropriate for a receive signal having negligible rise and fall times and equal space and mark durations. If either of these conditions is not satisfied, the constraint expression should be modified accordingly.

### **Worst-Case Error Analysis**

Following are descriptions of the two worst-case scenarios in terms of the three error components. The results of this analysis are then plugged in the constraint expression given in (2) to yield a description of the error constraint in terms of rate difference, K and I.

If the incoming data rate is higher than the receiver bit rate,  $e_1$ ,  $e_2$ , and  $e_3$  are all greater than or equal to zero. The worst-case value of  $e_1$  is its maximum value given by

$$e_{1(max)} = t_{c(C)} \times [< PRD reg > + 1]$$
  
=  $T_1/K$ 

The  $e_2$  contribution is the cumulative error resulting from the inequality of  $T_1$  and  $T_2$  and is given by

$$e_{2(max)} = (T_1 - T_2) \times (WORD\_LEN - 1/2)$$

The worst-case value of e<sub>3</sub> is given by

$$e_{3(\text{max})} = (I_{\text{max}} - 1) \times t_{c(C)}$$

If the incoming data rate is lower than the receiver bit rate,  $e_1$ ,  $e_2$ , and  $e_3$  are all less than or equal to zero. The worst-case value of  $e_1$  is its minimum value given by

$$e_{1(min)} = 0$$

The  $e_2$  contribution is the cumulative error resulting from the inequality of  $T_1$  and  $T_2$  and is given by

$$e_{2(min)} = (T_1 - T_2) \times (WORD\_LEN - 1/2)$$

The worst-case value of e<sub>3</sub> is given by

$$e_{3(min)} = 0$$

The error constraint (2) is thus satisfied if the following pair of inequalities is satisfied:

$$e_{1(\min)} + e_{2(\min)} + e_{3(\min)} > - T_2/2$$
 (3)

 $e_{1(max)} + e_{2(max)} + e_{3(max)} < T_2/2$ 

where expressions for the extreme values of each error component are given above.

The inequalities in (3) specify the overall constraint on maximum rate difference, minimum value of K and maximum value of I. For example, suppose

$$\begin{array}{lll} T_2 & = 0.100 \text{ ms} \\ T_1 & = 0.103 \text{ ms} \\ I & = 20 \\ t_{c(C)} & = 100 \text{ ns} \\ WORD & LEN = 10 \end{array}$$

Since T<sub>1</sub> is sufficiently close to T<sub>2</sub>, the first inequality in (3) is satisfied:

$$0 + [(103 \times 10 - 6) - (100 \times 10^{-6})] \times (10 - 0.5) + 0 > (-100 \times 10^{-6})/2$$

Evaluation of the second inequality in (3) yields

$$(103 \times 10^{-6})/K + [(103 \times 10^{-6}) - (100 \times 10^{-6})] \times (10 - 0.5) + (20 - 1) \times (100 \times 10^{-9}) < (100 \times 10^{-6})/2$$

or

Thus (2) translates into a specification for the minimum value of K for a given  $T_1$ ,  $T_2$ , I,  $t_{c(C)}$ , and WORD\_LEN.

In summary, considerations must be made with respect to the data rate of the external transmitting equipment, the data rate resulting from the timer interrupt rate, and the latencies associated with start bit detection and multicycle instructions. The two inequalities in (2) must be satisfied for all bits for proper UART operation.

### Loopback Test

In the source code given, the XMT and RCV routines are structured to implement a loopback test at 9600 bps, 7 data bits, 1 stop bit and odd parity. The circuit shown in Figure 7 can be used to interface to RS-232-compatible transmit and receive lines. No other RS-232 signals are supported.




Figure 7. RS-232 Interface

### References

- [1] TMS7000 Family Data Manual, literature number SPND001C, Texas Instruments, 1989.
- [2] McNamara, John, *Technical Aspects of Data Communications*, Digital Equipment Corporation, 1982.
- [3] Data Communications Standards, McGraw-Hill, 1982.
- [4] Second-Generation TMS320 User's Guide, literature number SPRU014A, Texas Instruments, 1989.

# **Appendix**

* SOFTER	AF UMP	SOFTWARE UART USING THE THIS 20025	THS:320C25						*****	***************************************	***************************************
• • •	W RY: De	URITTEN BY: DAVE 744 AC						UARTPORT	.se	0	: PORT ADDRESS OF UART STATUS REGISTER
•	. = :	TEXAS INSTRUMENTS, INC	MENTS, 1N	ن						***************************************	+
	.ì	1/31/89									
* PROGRAM	H HENORY SHORY RE	PROGRAM MENORY REQUIREMENT: DATA MENORY REQUIREMENT:	302 :TNC	HORDS				+ 1NITIN	r vacue	INITIAL VALUES OF UART PARAMETERS	ERS
* MAXIMA	MAXIMUM BIT RATE:	TE:		19.2 KBPS					#	***************************************	***************************************
***************************************	#	*******	####	*******	***************************************	*****	*****	IRPACTIVE .set	ž	-	; RPACTIVE = 1 INDICATES RCV PARITY
	1							. 151	195	5	. CATCAING ON . TIMI RAIF HARRI RAIF FMI = F.
	-1	ASSEMBLY-LINE CONSTANTS SECTION	SECTION					IKZNI	¥.		: K2M1 = K/2-1
	*****	*******	*********	TAAAAAAAAAAA	***************************************			E	.set	•	; NUMBER OF DATA BITS/NORD
•							*******	4	ž	10	; TOTAL # OF BITS/WORD
* STATUS	STATUS BIT MASKS	XS.						B.	.set	-	1 000 = 1 SELECTS 000 PARTY
								TIMTPER		ķ	; out = 0 octable Even PMRIII . Timpes = Timps Introduct people ::
***************************************	#	#####	********	***************************************	*************	********	******		í	ì	CLXXXII CYCLES, TINTPER SHOULD BE SET IN
, i	+	į	•					*			(1/(K+R+TC(C)))-1. ROLATED ROLATED TOWN
		<b>.</b>	 	HELEIVE PARITY ERROR	TY EBROR						TO THE NEAREST INTEGER. R IS THE BIT RATE
. 18E 36E	,	100						•			IN BPS.
	*	Ę.						*			
•								*********	#	************	**************************************
	ž.	002h		; RECEIVE FRAMING ERROR	ING ERROR			+ 1966151	BEGISTER ASSIGNMENTS	MAENTS	
FREER SET	ž.	(Z)						*			
HOTELOCK LILK .set	ž.							********	#	**************	***************************************
	set.	400		. BENETUE DATA OVERBOIN	OVEDONA					,	
	.se	€	!					2 2	. set		, DIVIDES TINT RATE BY K (XMT)
ROP.CLR .s	.set	æ						į	. 567	• ı	; DIVIDES TINT RATE BY K (RCV)
								DBITC Set	ž :	n <del>-</del>	USED BY TRANSMITTER TO COUNT DATA BITS
	ŧ.	1900	 Æ	RECEIVE DATA AWAILABLE	AWAILABLE				1 40	• "	S USED BY VONDOCE TO COUNT DRIPE BLIS
	.set	<b>6</b>						~		, ,	POINTS AT LOCATION TO BUT BECEIVED DATA
er and a	.set	<b>6</b>							.st		POINTS AT DATA TO BE TRANSMITTED
	3	4	8	CONTRACTO COADS I			,	•			
	, set	5 6		10C1 VCN CAR	5			*****	****	***********	***************************************
	: =	£						* -			
								2 2 4		ENU ASSEMBLY-LINE CONSTANTS SECTION	2108
		020h	 E	TRANSMIT DATA AWAILABLE	AWAILABLE			***************************************	******	************	
		020h								************	***************************************
TOA.CLR .set	ŧ	<b>00</b> E									
*								# DATA M	85 A3000	DATA MENORY SPACE RESERVATION	
***************************************					******	*****	****	•			
* USTAT REGISTER	EGISTER							***	#	*****	**************************************
* BIT *		ur	4	•	,		•	* WARIABLES	띩		
9		, <b>£</b>	, i	, <b>š</b>	, §	ē	o *	•			
* INITIAL VALUE	WELE				<b>E</b> 0	<b>E</b> 0	<b>£</b> 0	***	ŧ	***********	***************************************

* THE USER'S PROGRAM SHOULD APPEAR HERE.	,	SEL B SEL	* DIO PROGRAM SECTION	-	***************************************	- UART INITIALIZATION ROUTINE	-	* THE FOLLOWING CODE INITIALIZES THE UNRT PER THE WALLES IN THE ASSEMBLY-	ITHE CONSTANTS SECTION ABOVE, ROUTINE PARINT IS A SUBSETURE URKELING.     Ann MAY BE CALLED TANGBOODERS! A	* MO THE DE CALLED INDEPENDENT !	***************************************		UART_INIT LIPK 0	#			_		ж,		LALK INDROLLEN	NOT MORD TEN	1000 TASK	LALK ITINIPER	SALL LIMITER	341 785	ZALS TINTPER ; INITIALIZE TIMER PERIOD	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	LALK OFFCSh ; ENABLE TINT ONLY	SAC. 4	Sec. 1851A1 . RSTAT: = 0	USTAT	USTAT, UARTPORT	•	LAR XBITS_REG, WORD_LEN ; INITIALIZE XBITS_REG		_	LRLK IMP_PTK, 0200h; INITIALIZE DATA POINTERS	-	
•	UART STATUS REGISTER	SALFI FACTOR	RECEIVER SHIFT REGISTER	LOCALLY-GENERATED PARITY	INITIAL VALUE OF RPAR	INITIAL WALLE OF XSTOP	TRANSMIT APRITY	, RECEIVE BUFFER	; INMENTIL PROTITIONE MASK	TRANSMIT SHIFT REGISTER	SCRATCH VARIABLE	RECEIVE PARITY ACTIVE (0/1)	- <del>-</del>	; K/2-1	PF1	SELECTS CONTENSIVE (1/0)	TIMER INTERRUPT PERIOD	TRANSMIT BUFFER EMPTY		***************************************			***************************************				((RS+24-\$)+16); POSITION TINT VECTOR	· BRANCH TO XMT/RCV ROUTINE			• INITIA 17F		; NO GLOBSL HENORY	; SET OVERFLOW MODE	; SET SIGN-EXT, HODE	; P-AEG SAIFT = 0 BITS	; CONFIGURE BLOCK BO AS DATA HENORY	; INITIALIZE UART		: EMABLE RECEIVER
, RECEIVER STATUS	FUNET ST	5 6	9	3.																Ī			Ī				<b>*</b> )*16)													
RSTAT, 1 , RECEIVER STATUS	•-	1.98.		-	RPARI,1	XPARI.1	XPAR,1	RDATA, 1	Thata 1	TSE.	1000	RPACTIVE, 1	KM1, 1	χ. 		000	TINTPER, 1	TRE, 1		*****	PROGRAM SECTION		**********	"vectors"	M TAM		.space ((RS+24-	TIMX			0		'n			•		UMRT_INIT	ş	USTAT

RCV	TSF ; OUTPUT NEXT BIT		UNE TIME COMPENSATION	XZERO	TSF	NG, KM1 ; WAIT 1 BIT INTERVAL BEFORE CUTPUTTING . NEXT BIT		RCV	2H 129	1 %:- %:- HE	XBITS_REG, WORD_LEN	XMT ; SIGNAL BUD-OF-WORD	***************************************		***************************************		***************************************	USTAT ; SKIP RECEIVE ROUTINE IF RUE = 0	NUE_PSK CONTI	RETURN	RSTAT ; RSTAT = 0 IMPLIES WAITING FOR START BIT NOTSTAR?	+		***************************************		STARTBELL ; LOOK FOR START BLT ON BLO/ RETURN	; UPDATE RSTAT	
BOW?			4 <b>9</b> 1	ž !				Beh.	700	- E	₩ 7	CALL	***************************************	END TRANSMITTER	***************************************	RECEIVER	***************************************	ZALS		æ	ZALS RS BNZ NC	***************************************	RSTAT = 0	***************************************		18 7018 18 7018	STARTBIT LACK 1	
			INITIALIZE TOGGLE MISK TO BIT O	INITIALIZE STOP MASK TO BIT 0		SHIFT PARITY BIT LOCATION BY N + 1 BITS	CULTY THOSE MACY DV M.A. 1 DITC	CITY TO THE PLAN TO THE PROPERTY OF THE PROPER	SHIFT STOP BIT STRING BY N + 1 BITS		TOTAL # OF SHIFTS FOR XSTOP = N + 2		END LIART INITIALIZATION	***************************************		***************************************		***************************************		IF NOT ZERO THEN EMPTY		IF TDA = 0, THEN SKIP TO RECEIVER	TSHF: = TDATA	CLEAR TOO AND THE	i.			
	_	ICL XPARI	SACL YARTOG ; INITIALIZE TOGGLE MSX TO BIT 0	XSTOP ; INITIALIZE STOP INSK TO BIT 0		K ++ SMIFT PARITY BIT LOCATION BY N + 1 BITS	XPARI YPARTIC 1	XPARTOG	C XSTOP, 1 ; SHIFT STOP BIT STRING BY N + 1 BITS	,	LAC XSTOP, 1 ; TOTAL # OF SHIFTS FOR XSTOP = N + 2		EINT RET ; END UART INITIALIZATION	***************************************	END UNIT.INIT	***************************************	TRANSHITTER	*	ZALS TRE		ZALS USTAT	BZ RCV ; IF TIDA = 0, THEN SKIP TO RECEIVER	JALS TURIA ; TSHF: = TURIA SHOL TSHF		TOP.CLR	SACL USTAT OUT USTAT, UARTPORT	34L 13	

\* NOT\_ENPTY LARP

MATERO LT SPF ; SHIFT IMPUT BIT TO APPROPRIATE POSITION PROPERTY INP ; AND APPROBUTO INPUT STRING OR DANGED  24.5 IAP  24.5 IAP  24.5 IAP  24.6 SPC. F. NO PRRITY CHANGE IF SPACE  24.6 SPC. F. NO PRRITY CHANGE IF SPACE  24.7 SPC. F. NO PRRITY CHANGE IF SPACE  24.8 SPC. SPF. ; UPDATE SHIFT FACTOR  34.0 SPC. SPF. ; UPDATE SRIAT INFORM IS RECEIVED  35.0 SPC. SPF. ; UPDATE SRIAT INFORM IS RECEIVED  36.1 SPC. SPF. ; UPDATE RSTAT IMEN FULL MORD IS RECEIVED  36.2 SPC. SPC. SPF. ; UPDATE SRIAT TO ZERO  36.4 SPC. SPC. SPC. SPC. SPC. SPC. SPC. SPC.
---

\* STOP\_OK ZALS
ANDK
82

SACL XPAR	ANZ C.PAR	LAG 4,1 ; AND START BIT  OR XPAR ; AND PARITY BIT  OR XSTOP ; AND STOP BITS		• • Duo xooneoos	***************************************											
	XNOCHANGE BANZ	<u> </u>	₹ ¥±	* END XCOMPOSE	*	•										
+ BIO PULJATA		RECEIVER INTERFACE ROUTINE  CET_DATA COPIES ROATA TO LOCATION POINTED AT BY ARLINE_PTR) AND CLEARS  ROA, ROA, ROA, FRY, AND RYE	#	ZALS ROMTA SACL +	JALS LSTAT ANDK RDALCLR ; CLEAR RDA	RTPORT	# PET	 * BWO GET_INTA	* TRANSHIT DATA COMPOSE ROUTINE	* XOOMBOSE BLUGS START, STOP, AND PARITY BITS TO DATA POINTED AT BY     * AR(OFT_PIR)	** COMPOSE TALS TPART ; COMPOSE TRANSNIT MODU SACL TPAR ; INPUT IS GREGOPT-PIRE)	1,490 OPT_PTR	LAR XBREG, MIT ; NAMBER OF TRANSHIT DATA BITS LARP XBREG	C.P.M. 174.S TEMP . DETERMINE PORTTY BIT WALF	SACL TEPP BMC KINCHANGE IN PARITY CLANGE IF SPACE	* 124.5 XPAR ; TOGGLE PARITY-GEN BIT IF MARK