Implementation of FIR/IIR Filters with the TMS32010/TMS32020

APPLICATION REPORT: SPRA003A

Authors: Al Lovrich and Ray Simar, Jr.

Digital Signal Processing – Semiconductor Group

Digital Signal Processing Solutions 1989



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1997, Texas Instruments Incorporated

TRADEMARKS

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

CONTACT INFORMATION

US TMS320 HOTLINE (281) 274-2320

US TMS320 FAX (281) 274-2324

US TMS320 BBS (281) 274-2323

US TMS320 email dsph@ti.com

Implementation of FIR/IIR Filters with the TMS32010/TMS32020

Abstract

This report discusses the implementation of Finite Impulse Response (FIR)/Infinite Impulse Response (IIR) filters using the TMS32010 and TMS32020. Filters designed with designed processors, such as the TMS320, are superior over their aanalog counterparts for better specifications, stability, performance, and reproducability. This report describes a variety of methods for implementing FIR/IIR filters using the TMS320. The TMS320 algorithm execution time and data memory requirements are considered. Tradeoffs between several different filter structures are also discussed. This application report compliments the Digital Filter Design Package (DFDP) discussed in Section 2.



Product Support on the World Wide Web

Our World Wide Web site at www.ti.com contains the most up to date product information, revisions, and additions. Users registering with TI&ME can build custom information pages and receive new product updates automatically via email.

INTRODUCTION

In many signal processing applications, it is advantageous to use digital filters in place of analog filters. Digital filters can meet tight specifications on magnitude and phase characteristics and eliminate voltage drift, temperature drift, and noise problems associated with analog filter components.

This application report describes a variety of methods for implementing Finite Impulse Response (FIR) and Infinite Impulse Response (IIR) digital filters with the TMS320 family of digital signal processors. Emphasis is on minimizing both the execution time and the number of data memory locations required. Tradeoffs between several different structures of the two classes of digital filters are also discussed.

In this report, TMS320 source code examples are included for the implementation of two FIR filters and three IIR filters based on the techniques presented. Plots of magnitude response, log-magnitude response, unit-sample response, and other pertinent data accompany each of the filter implementations. Important performance considerations in digital filter design are also included. The methods presented for implementing the different types of filters can be readily extended to any desired order of filters.

Readers are assumed to have some familiarity with the basic concepts of digital signal processing theory. The notation used in this report is consistent with that used in reference [1].

FILTERING WITH THE TMS320 FAMILY

Almost every field of science and engineering, such as acoustics, physics, telecommunications, data communications, control systems, and radar, deal with signals. In many applications, it is desirable that the frequency spectrum of a signal be modified, reshaped, or manipulated according to a desired specification. The process may include attenuating a range of frequency components and rejecting or isolating one specific frequency component.

Any system or network that exhibits such frequency-selective characteristics is called a filter. Several types of filters can be identified: lowpass filter (LPF) that passes only "low" frequencies, highpass filter (HPF) that passes "high" frequencies, bandpass filter (BPF) that passes a "band" of frequencies, and band-reject filter that rejects certain frequencies. Filters are used in a variety of applications, such as removing noise from a signal, removing signal distortion due to the transmission channel, separating two or more distinct signals that were mixed in order to maximize communication channel utilization, demodulating signals, and converting discrete-time signals into continuous-time signals.

Advantages of Digital Filtering

The term "digital filter" refers to the computational process or algorithm by which a digital signal or sequence of numbers (acting as input) is transformed into a second sequence of numbers termed the output digital signal. Digital filters involve signals in the digital domain (discrete-time signals), whereas analog filters relate signals in the analog domain (continuous-time signals). Digital filters are used extensively in applications, such as digital image processing, pattern recognition, and spectrum analysis. A band-limited continuous-time signal can be converted to a discrete-time signal by means of sampling. After processing, the discrete-time signal can be converted back to a continuous-time signal. Some of the advantages of using digital filters over their analog counterparts are:

- 1. High reliability
- 2. High accuracy
- 3. No effect of component drift on system performance
- 4. Component tolerances not critical.

Another important advantage of digital filters when implemented with a programmable processor such as the TMS320 is the ease of changing filter parameters to modify the filter characteristics. This feature allows the design engineer to effectively and easily upgrade or update the characteristics of the designed filter due to changes in the application environment.

Design of Digital Filters

The design of digital filters involves execution of the following steps:

- 1. Approximation
- 2. Realization
- 3. Study of arithmetic errors
- 4. Implementation.

Approximation is the process of generating a transfer function that satisfies a set of desired specifications, which may involve the time-domain response, frequency-domain response, or some combination of both responses of the filter.

Realization consists of the conversion of the desired transfer function into filter networks. Realization can be accomplished by using several network structures, 2,3 as listed below. Some of these structures are covered in detail in this report.

- 1. Direct
- 2. Direct canonic (direct-form II)
- 3. Cascade
- 4. Parallel
- 5. Wave⁴
- 6 Ladder

Approximation and realization assume an infiniteprecision device for implementation. However, implementation is concerned with the actual hardware circuit or software coding of the filter using a programmable processor. Since practical devices are of finite precision, it is necessary to study the effects of arithmetic errors on the filter response.

TMS320 Digital Signal Processors

Digital Signal Processing (DSP) is concerned with the representation of signals (and the information they contain) by sequences of numbers and with the transformation or processing of such signal representations by numeric-computational procedures. In the past, digital filters were implemented in software using mini- or main-frame computers for non-realtime operation or on specialized dedicated digital hardware for realtime processing of signals.

The recent advances in VLSI technology have resulted in the integration of these digital signal processing systems into small integrated circuits (ICs), such as the TMS320 family of digital signal processors from Texas Instruments. The TMS320 implementation of digital filters allows the filter to operate on realtime signals. This method combines the ease and flexibility of the software implemention of filters with reliable digital hardware. To further ease the design task, it is now possible for engineers to design and test filters using any one of the commercially available filter design packages, some of which create TMS320 code and decrease the design time.

The Texas Instruments TMS320 digital signal processing family contains two generations of digital signal processors. The TMS32010, the first-generation digital signal processor, 5 implements in hardware many functions that other processors typically perform in software. Some of the key features of the TMS32010 are:

- 200-ns instruction cycle
- 1.5K words (3K bytes) program ROM
- 144 words (288 bytes) data RAM
- External memory expansion to 4K words (8K bytes) at full speed
- 16 x 16-bit parallel multiplier
- Interrupt with context save
- Two parallel shifters
- On-chip clock
- Single 5-volt supply, NMOS technology, 40-pin DIP.

The TMS32020 is the second-generation processor⁶ in the TMS320 DSP family. To maintain device compatibility, the TMS32020 architecture is based upon that of the TMS32010, the first member of the family, with emphasis on overall speed, communication, and flexibility in processor configuration. Some of the key features of the TMS32020 are:

- 544 words of on-chip data RAM, 256 words of which may be programmed as either data or program memory
- 128K words of data/program space
- Single-cycle multiply/accumulate instructions

- TMS32010 software upward compatibility
- 200-ns instruction cycle
- Sixteen input and sixteen output channels
- 16-bit parallel interface
- Directly accessible external data memory space
- Global data memory interface for multiprocessing
- Instruction set support for floating-point operations
- · Block moves for data/program memory
- Serial port for multiprocessing or codec interface
- · On-chip clock
- Single 5-volt supply, NMOS technology, 68-pin grid array package.

Because of their computational power, high I/O throughput, and realtime programming, the TMS320 processors have been widely adapted in telecommunication, data communication, and computer applications. In addition to the above features, the TMS320 has efficient DSP-oriented instructions and complete hardware/software development tools, thus making the TMS320 highly suitable for DSP applications.

DIGITAL FILTER IMPLEMENTATION ON THE TMS320

For a large variety of applications, digital filters are usually based on the following relationship between the filter input sequence x(n) and the filter output sequence y(n):

$$y(n) = \sum_{k=0}^{N} a_k y(n-k) + \sum_{k=0}^{M} b_k x(n-k)$$
 (1)

Equation (1) is referred to as a linear constantcoefficient difference equation. Two classes of filters can be represented by linear constant-coefficient difference equations:

- 1. Finite Impulse Response (FIR) filters, and
- 2. Infinite Impulse Response (IIR) filters.

The following sections describe the implementation of these classes of filters on the TMS32010 and TMS32020.

FIR Filters

For FIR filters, all of the a_k in (1) are zero. Therefore, (1) reduces to

$$y(n) = \sum_{k=0}^{M} b_k x(n-k)$$
 (2)

where (M + 1) is the length of the filter.

As a result, the output of the FIR filter is simply a finitelength weighted sum of the present and previous inputs to the filter. If the unit-sample response of the filter is denoted as h(n), then from (2), it is seen that h(n) = b(n). Therefore, (2) is sometimes written as

$$y(n) = \sum_{k=0}^{M} h(k)x(n-k)$$
 (3)

From (3), it can be seen that an FIR filter has, as the name implies, a finite-length response to a unit sample. Denoting the z transforms of x(n), y(n), and h(n) as X(z), Y(z), and H(z), respectively, then

$$H(z) = \frac{Y(z)}{X(z)} = \sum_{k=0}^{M} b_k z^{-1} = \sum_{k=0}^{M} h(k) z^{-k}$$
 (4)

Equations (3) and (4) may also be represented by the network structure shown in Figure 1. This structure is referred to as a direct-form realization of an FIR filter, because the filter coefficients can be identified directly from the difference equation (3). The branches labeled with z^{-1} in Figure 1 correspond to the delays in (3) and the multiplications by z^{-1} in (4). Equation (3) may be implemented in a straightforward and efficient manner on a TMS320 processor.

TMS32010 Implementation of FIR Filters

Figure 2 gives an example of a length-5 direct-form FIR filter, and Figure 3 shows a portion of the TMS32010 code for implementing this filter.

The notation developed in this section will be used throughout this application report. XN corresponds to x(n), XNM1 corresponds to x(n-1), etc.

In the above implementation, the following three basic and important concepts for the implementation of FIR filters on the TMS320 should be understood:

- The relationship between the unit-sample response of an FIR filter and the filter structure,
- 2. The power of the LTD and MPY instruction pair for this implementation, and
- The ordering of the input samples in the data memory of the TMS320, which is critical for realtime signal processing.

The input sequence x(n) is stored as shown in Figure 4. In general, each of the multiplies and shifts of x(n) in (3) is implemented with an instruction pair of the form

The instruction LTD XNM1 loads the T register with the contents of address XNM1, adds the result of the previous multiply to the accumulator, and shifts the data at address XNM1 to the next higher address in data memory. Using the storage scheme in Figure 4, this corresponds to shifting the data at address XNM1 to address XNM2. The instruction MPY H1 multiplies the contents of the T register with the contents of address H1. The shifting is the reason for the storage scheme used in Figure 4. This scheme, critical for realtime digital signal processing, makes certain that the input sequence x(n) is in the correct location for the next pass through the filter.

By comparing (3) with the code in Figure 3, the reason for the ordering of the data and the importance of the shift implemented by the LTD instruction can be seen. To better




Figure 1. Direct-Form FIR Filter




Figure 2. Length-5 Direct-Form FIR Filter

```
* THIS SECTION OF CODE IMPLEMENTS THE FOLLOWING EQUATION:
* x(n-4)h(4) + x(n-3)h(3) + x(n-2)h(2) + x(n-1)h(1) + x(n)h(0) = y(n)
                        * GET THE NEW INPUT VALUE XN FROM PORT PAO *
NXTPT
        IN XN,PA2
                        * ZERO THE ACCUMULATOR *
        ZAC
        LT XNM4
                        * x(n-4)h(4) *
        MPY H4
        LTD XNM3
                        * x(n-4)h(4) + x(n-3)h(3) *
        MPY H3
                        * SIMILAR TO THE PREVIOUS STEPS *
        LTD XNM2
        MPY H2
        LTD XNM1
        MPY H1
        LTD XN
        MPY HO
                        * ADD THE RESULT OF THE LAST MULTIPLY TO *
        APAC
                        * THE ACCUMULATOR
                        * STORE THE RESULT IN YN *
        SACH YN,1
                        * OUTPUT THE RESPONSE TO PORT PAL *
        OUT YN, PA2
                        * GO GET THE NEXT POINT *
        B NXTPT
```

Figure 3. TMS32010 Code for Implementing a Length-5 FIR Filter




Figure 4. TMS32010 Input Sample Storage for a Length-N FIR Filter

understand the algorithm, the relationship between the input and output of the filter must be considered. Evaluating (3) for a particular value of n, for example, n₀, yields

$$y(n_0) = \sum_{k=0}^{N-1} h(k) x(n_0 - k)$$
 (5)

If the next sample of the filter response $y(n_0+1)$ is needed, it is seen from (3) that

$$y(n_0+1) = \sum_{k=0}^{N-1} h(k) x(n_0+1-k)$$
 (6)

Equations (5) and (6) show that the samples of x(n) associated with particular values of h(k) in (5) have been shifted to the left (i.e., to a higher data address) by one in (6). This shifting of the input data, illustrated in Figure 5, corresponds to the shifting of the flipped input sequence in relation to the unit-sample response.

Depending on the system constraints, the designer may choose to reduce program memory size by taking advantage of indirect addressing capability provided by the TMS32010. Using either of the cuxiliary registers along with the autoincrement or autodecrement feature, the FIR filter program can be rewritten in looped form as shown in Figure 6.

The input sequence x(n) is stored as shown in Figure 4, and the impulse response h(n) is stored as shown in Figure 7. In the looped version, the indirect addressing mode is used with the autodecrement feature and BANZ instruction to control the looping and address generation for data access. While the looped code requires less program memory than the straightline version, the straightline version runs more quickly than the looped code because of the overhead associated with loop control. This design tradeoff should be carefully considered by the design engineer.

It is also possible to use the LTD/MPYK instruction pair to implement each filter tap in straightline code. The MPYK instruction is used to multiply the contents of the T register by a signed 13-bit constant stored in the MPYK instruction word. For many applications, a 13-bit coefficient can adequately implement the filter without significant changes to the filter response. An advantage of using this approach is that the coefficients are stored in program memory and there is no need to transfer them to data memory. This reduces the amount of data memory locations required per filter tap from two to one.

The length-80 FIR filter program in Appendix A implements a linear-phase FIR filter in straightline code. The unit-sample response of the filter is symmetric in order to achieve linear phase. Because of the symmetry, it is necessary to store only 40 (rather than 80) of the samples of the impulse response. This symmetry can often be used to a designer's advantage since it significantly reduces the amount of storage space required to implement the filter.

In summary, by taking advantage of the TMS32010 features, a designer can implement a direct-form FIR filter, optimized for execution time, data memory, or program memory.




Figure 5. Relationship Between the Contents of Data Registers

```
THIS SECTION OF CODE IMPLEMENTS THE EQUTION:
  x(n-(N-1))h(N-1) + x(n-(N-2))h(N-2) + ... + x(n)h(0) = y(n) *
                           * AUXILIARY REGISTER POINTER SET TO ARO *
         LARP ARO
NXTPT
         IN XN,PA2
                           * PULL IN NEW INPUT FROM PORT PAO *
         LARK ARO,XNMNM1 * ARO POINTS TO X(n-(N-1)) * LARK AR1,HNM1 * AR1 POINTS TO H(N-1) *
                           * ZERO THE ACCUMULATOR *
         ZAC
         LT *-,AR1
MPY *-,AR0
                           * x(n-(N-1))h(N-1) *
LOOP
        LTD *,AR1
MPY *-,AR0
                           * x(n-(N-1))h(N-1)+x(n-(N-2))h(N-2)+...+x(n)h(0)=y(n)*
         BANZ LOOP
                           * IF ARO DOES NOT EQUAL ZERO,
                             THEN DECREMENT ARO AND BRANCH TO LOOP *
                           * ADD THE P REGISTER TO THE ACCUMULATOR *
         APAC
        SACH YN,1
                           * STORE THE RESULT IN YN *
        OUT YN, PA2
                           * OUTPUT THE RESPONSE TO PORT PA1 *
        B NXTPT
                           * GO GET THE NEXT INPUT POINT *
```

Figure 6. TMS32010 Code for Implementing a Looped FIR Filter





Figure 7. TMS32010 Unit-Sample Response Storage for a Looped FIR Filter

TMS32020 Implementation of FIR Filters


In many DSP applications, realtime processing of signals is very critical. Important choices must be made in selecting a DSP device capable of realtime filtering, For example, in a speech application, a sampling rate of 8 kHz is common, which corresponds to an interval of 125 μ s between consecutive samples. This interval is the maximum

allowable time for realtime operation, corresponding to 625 cycles on the TMS32010. In order to perform the required signal processing tasks in that interval, it is essential to reduce filter execution time. This can be accomplished by a single-cycle multiply/accumulate instruction. The TMS32020, the second-generation DSP device, is a processor with such a capability. A single-cycle multiply/accumulate with datamove instruction and larger on-chip RAM make it possible to implement each filter tap in approximately 200 ns.

The TMS32020 provides a total of 544 16-bit words of on-chip RAM, divided into three separate blocks of B0, B1, and B2. Of the 544 words, 288 words (blocks B1 and B2) are always data memory, and 256 words (block B0) are programmable as either data or program memory. The CNFD (configure block B0 as data memory) and CNFP (configure block B0 as program memory) instructions allow dynamic configuration of the memory maps through software, as illustrated in Figure 8. After execution of the CNFP instruction, block B0 is mapped into program memory, beginning with address 65280. To take advantage of the MACD (multiply and accumulate with data move) instruction, block B0 must be configured as program memory using the CNFP instruction. MACD only works with on-chip RAM. The use of the MACD instruction helps to speed



(a) ADDRESS MAPS AFTER A CNFD INSTRUCTION



(b) ADDRESS MAPS AFTER A CNFP INSTRUCTION

Figure 8. TMS32020 Memory Maps

the filter execution and allows the size of the FIR filter to expand to $256\ \text{taps}.^6$

The TMS32020 implementation of (3) is made even more efficient with a repeat instruction, RPTK. It forms a useful instruction pair with MACD, such as

RPTK NM1 MACD (PMA),(DMA) The RPTK NM1 instruction loads an immediate 8-bit value N-1 into the repeat counter. This causes the next instruction to be executed N times (N = the length of the filter). The instruction MACD (PMA),(DMA) performs the following functions:

- 1. Loads the program counter with PMA,
- 2. Multiplies the value in data memory location DMA (on-chip, block B1) by the

- value in program memory location PMA (on-chip, block B0),
- 3. Adds the previous product to the accumulator,
- Copies the data memory value (block B0)
 to the next higher on-chip RAM location.
 The data move is the mechanism by which
 the z⁻¹ delay can be implemented, and
- Increments the program counter with each multiply/accumulate to point to the next sample of the unit-sample response.

In other words, the MACD instruction combines the LTD/MPY instruction pair into one. With the proper storage of the input samples and the filter unit-sample response, one can take advantage of the power of the MACD instruction. Figure 9 is a data storage scheme that provides the correct sequence of inputs for the next pass through the filter.

In the TMS32020 code example of Figure 10, data memory values are accessed indirectly through auxiliary register 1 (AR1) when the MACD instruction is implemented. For low-order filters (second-order), using the MACD instruction in conjunction with the RPTK instruction is less effective due to the overhead associated with the MACD instruction in setting up the repeat construct. To take advantage of the MACD instruction, the filter order must be greater than three. For lower-order filters, it is recommended to use the LTD/MPY instruction pair in place of RPT/MACD.

Writing looped code for the TMS32020 implementation of an FIR filter gives no further advantage. Since the MACD instruction already uses less program memory, looped code in this case does not reduce program memory size. Implementing FIR filters of length-3 or higher requires the same amount of program memory (excluding coefficient

storage). For example, an FIR filter of length-256 takes the same amount of program memory space as a FIR filter of length-4.

Since the TMS32020 instruction set is upward-compatible with the TMS32010 instruction set, it is possible to use the LTD/MPYK instruction pair to implement the filter. With the TMS32020, the designer can use either RPTK/MACD or LTD/MPY(K) where appropriate. Depending on the application and the data memory constraints, the use of the LTD/MPYK instruction pair results in less data memory usage at the cost of increasing the program memory storage.

The FIR filter program of Appendix A is an implementation of the same length-80 FIR filter used in the TMS32010 example. In this implementation, it can be seen that the TMS32020 uses less program memory than the TMS32010 with the tradeoff of using more data memory words. The increase in data memory size is indirectly related to the MACD instruction; i.e., in order to take full advantage of the instruction, it is necessary to keep the multiplier pipeline as busy as possible. Therefore, the filter will execute faster when all 80 coefficients are provided in block B0.

The TMS32020 provides a solution for the faster execution of FIR filters. The combination of the RPTK/MACD instructions provides for a minimum program memory and high-speed execution of an FIR filter. If data memory is a concern, the designer can use the LTD/MPYK instruction pair at the cost of increasing program memory and using 13-bit filter coefficients.

IIR Filters

The concepts introduced for the implementation of FIR filters can be extended to the implementation of IIR filters. However, for an IIR filter, at least one of the a_k in (1) is




Figure 9. TMS32020 Memory Storage Scheme

```
* THIS SECTION OF CODE IMPLEMENTS THE EQUATION:
 x(n-(N-1))h(N-1) + x(n-(N-2))h(N-2) + ... + x(n)h(0) = y(n)
                              * USE BLOCK BO AS PROGRAM AREA
        CNFP
                XN,PA0
                              * BRING IN THE NEW SAMPLE XN
NXTPT
                              * POINT TO THE BOTTOM OF BLOCK B1
        LRLK
                AR1,>3FF
        LARP
                AR1
                                SET P REGISTER TO ZERO
        MPYK
                0
                                CLEAR THE ACCUMULATOR
        ZAC
                              * REPEAT N-1 TIMES
        RPTK
                NMl
        MACD
                >FF00,*-
                              * MULTIPLY/ACCUMULATE
        APAC
                YN,1
        SACH
                              * OUTPUT THE FILTER RESPONSE y(n)
        оит
                YN, PAl
                NXTPNT
                              * GET THE NEXT POINT
```

Figure 10. TMS32020 Code for Implementing a Length-5 FIR Filter

nonzero. It has been shown that the z transform of the unit-sample response of an IIR filter corresponding to (1) is

$$H(z) = \frac{Y(z)}{X(z)} = \frac{\sum_{k=0}^{M} b_k z^{-k}}{\sum_{k=0}^{N} a_k z^{-k}}$$

$$1 - \sum_{k=1}^{N} a_k z^{-k}$$
(7)

where H(z), Y(z), and X(z) are the z transforms of h(n), y(n), and x(n), respectively. Three different network structures often used to implement (7) are the direct form, the cascade form, and the parallel form. Implementation of these structures is discussed in the following sections.

Direct-Form IIR Filter

Equations (1) and (7) may also be represented by the network structure shown in Figure 11. For convenience, it is assumed that M=N. This network structure is referred to as the direct-form I realization of an Nth-order difference equation. As was the case for the direct-form FIR filter, the structure in Figure 11 is called direct-form since the coefficients of the network can be obtained directly from the difference equation describing the network. Again, the branches associated with the z^{-1} correspond to the delays in (1) and the multiplications in (7).

The following difference equation:

$$y(n) = \sum_{k=1}^{N} a_k y(n-k) + \sum_{k=0}^{M} b_k x(n-k)$$
 (8)

shows that the output of the filter is a weighted sum of past values of the input to the filter and of the output of the filter. Using techniques similar to those for an FIR filter, this realization can be implemented in a straightforward and efficient way on the TMS32010 and TMS32020.

A network flowgraph equivalent to that in Figure 11 is shown in Figure 12. This system is referred to as the direct-form II structure. Since the direct-form II has the minimum number of delays (branches labeled z^{-1}), it requires the minimum number of storage registers for computation. This structure is advantageous for minimizing the amount of data memory used in the implementation of IIR filters.

In Figures 13 through 17, a second-order direct-form II IIR filter is used as an example for the TMS320 implementation of the IIR filter. The network structure is shown in Figure 13.

The difference equation for this network is

$$d(n) = x(n) + a_1 d(n-1) + a_2 d(n-2)$$

$$y(n) = b_0 d(n) + b_1 d(n-1) + b_2 d(n-2)$$
(9)

In this case, d(n), shown in (9) and Figure 13, corresponds to the network value at the different delay nodes. The zero-delay register corresponds to d(n); d(n-1) is the register for the delay of one; and d(n-2) is the register for the delay of two. A portion of the TMS32010 code necessary to implement (9) is shown in Figure 14. Initially all d(n-i) for i=0.1.2 are set to zero.

The delay-node values of the filter are stored in data memory as shown in Figure 15. At each major step of the algorithm, a multiply is done, and the result from the previous multiply is added to the accumulator. Also, the past delay-node values are shifted to the next higher location in




Figure 11. Direct-Form I IIR Filter




Figure 12. Direct-Form II IIR Filter




Figure 13. Second-Order Direct-Form II IIR Filter

data memory, thus placing them in the correct position for the next pass through the filter. All of these operations are carried out with instruction pairs, such as

where DNM1 corresponds to d(n-1) and B1 corresponds to b_1 as in (9).

When the last multiplication is performed and the result is added to the accumulator, the accumulator contains the result of (9), which is y(n). From (9) and Figure 13, it is evident that the delay-node value d(n) depends on several of the previous delay-node values. This feedback is illustrated by the instruction

and the use of the statements

The ordering of the delay-node values, shown in Figure 15, allows for a simple program structure with minimal computations and minimal data locations. It also accommodates the shifting of the delay-node values in a straightforward way. The feedback of DN makes apparent the underlying structure of the direct-form II filter and (10). This form of the algorithm is flexible and can be extended to higher-order direct-form filters in a straightforward way.

```
* THIS SECTION OF CODE IMPLEMENTS THE EQUATIONS:
* d(n) = x(n) + d(n-1)a + d(n-2)a
*
y(n) = d(n)b + d(n-1)b + d(n-2)b
                        * NEW INPUT VALUE XN *
        IN XN,PA0
                        * LOAD ACCUMULATOR WITH XN *
        LAC XN,15
        LT DNM1
        MPY Al
        LTA DNM2
MPY A2
        APAC
                         * d(n) = x(n) + d(n-1)a + d(n-2)a *
*
        SACH DN,1
        ZAC
        MPY B2
        LTD DNM1
        MPY B1
        LTD DN
        MPY BO
        APAC
                         * y(n) = d(n)b + d(n-1)b + d(n-2)b *
* 2 *
        SACH YN,1
                         * YN IS THE OUTPUT OF THE FILTER *
        OUT YN, PA1
```

Figure 14. TMS32010 Code for Implementing a Second-Order Direct-Form II IIR Filter




Figure 15. Delay-Node Value Storage for a Second-Order Direct-Form IIR Filter

Figure 16 shows the necessary ordering of the delay-node values for a general direct-form II structure for the case $M \ge N$. Filter order is determined by M or N, whichever is greater.




Figure 16. Delay-Node Value Storage for a Direct-Form II IIR Filter

Figure 17 shows a portion of the TMS32020 code for implementing the same second-order direct-form II IIR filter using the MACD instruction. As discussed in the section on FIR filters, using the RPTK/MACD instruction pair is most effective when the filter order is three or higher. The use of the MACD instruction allows the designer to save one word of program memory over the LTD/MPY implementation. The TMS32020 code in Figure 17 is provided only as an example. For a biquad implementation (second-order direct-form II IIR filter), the TMS32010 code and TMS32020 code for the filter implementation are identical. Note that due to larger on-chip RAM of the TMS32020, higher-order IIR filters or sections of IIR filters can be implemented. For the rest of the IIR filter structures, the same discussion applies to both processors.

An example of a TMS32010/TMS32020 program implementing a fourth-order direct-form II structure can be found in Appendix C.

Cascade-Form IIR Filter

In this section, the realization and implementation of cascade-form IIR filters are discussed. The implementation of a cascade-form IIR filter is an extension of the results of the implementation of the direct-form IIR filter.

The z transform of the unit-sample response of an IIR filter

$$H(z) = \frac{\sum_{k=0}^{M} b_k z^{-k}}{1 - \sum_{k=1}^{N} a_k z^{-k}}$$
(10)

```
THIS SECTION OF CODE IMPLEMENTS A SECOND-ORDER DIRECT-FORM II IIR FILTER
 d(n) = x(n) + d(n-1)a + d(n-2)a
1
 y(n) = d(n)b + d(n-1)b + d(n-2)b
NEXT
                               * NEW INPUT VALUE XN
              XN,PA2
        IN
        LAC
               XN
        MPYK
                               * CLEAR P REGISTER
        LARP AR1
        LRLK
              AR1,>03FF
                               * USE BLOCK BO AS PROGRAM AREA
   d(n) = x(n) + d(n-1)a + d(n-2)a
                               * REPEAT 2 TIMES
        RPTK 1
        MACD >FF00,*+
        APAC
                               * d(n)
        SACH DN,1
   y(n) = d(n)b + d(n-1)b + d(n-10)b
<sub>0</sub>
<sub>1</sub>
<sub>2</sub>
        ZAC
                               * CLEAR P REGISTER
        MPYK
               >FF02
        MPY
        RPTK
              >FF03,*-
        MACD
        APAC
                               * SAVE FILTERED OUTPUT
        SACH
              YN,l
                               * YN IS THE OUTPUT OF THE FILTER
        OUT
               YN,PA2
```

Figure 17. TMS32020 Code for Implementing a Second-Order Direct-Form IIR Filter with MACD

may also be written in the equivalent form

$$H(z) = \prod_{k=1}^{N/2} \frac{\beta_{0k} + \beta_{1k}z^{-1} + \beta_{2k}z^{-2}}{1 - \alpha_{1k}z^{-1} - \alpha_{2k}z^{-2}}$$
(11)

where the filter is realized as a series of biquads. Therefore, this realization is referred to as the cascade form. Figure 18 shows a fourth-order IIR filter implemented in cascade structure, where the subsections are implemented as direct-form II sections. Each subsection corresponds to one of the terms in the product in (11). Note that any single cascade section is identical to the second-order direct-form II IIR filter described previously.

The difference equation for cascade section i can be written as

$$\begin{split} d_i(n) &= y_{i-1}(n) \,+\, \alpha_{li} \,\, d_i(n-1) \,+\, \alpha_{2i} \,\, d_i(n-2) \quad (12) \\ y_i(n) &= \beta_{0i} \,\, d_i(n) \,+\, \beta_{li} \,\, d_i(n-1) \,+\, \beta_{2i} \,\, d_i(n-2) \\ \end{split}$$
 where
$$i &= 1,2,...,N/2.$$

$$y_{i-1}(n) &= \text{input to section i.} \\ d_i(n) &= \text{value at a particular delay node in section 1.} \\ y_i(n) &= \text{output of section i.} \\ y_0(n) &= x(n) &= \text{sample input to the filter.} \\ y_{N/2} &= y(n) &= \text{output of the filter.} \end{split}$$

For the IIR filter consisting of the two cascaded sections shown in Figure 18, there are two sets of equations describing the relationship between the input and output of the filter. The delay-node values for each section are stored as shown in Figure 19. The same indexing scheme used previously




Figure 19. Delay-Node Storage for Cascaded IIR Filter Subsections

is used here (i.e., from the higher address in data memory to the lower address in data memory). In this case, the algorithm can be structured so that the 32-bit accumulator of the TMS320 acts as a storage register and carries the output of one of the second-order subsections to the input of the next second-order subsection. This avoids unnecessary truncation of the intermediate filter values into 16-bit words, and therefore provides better accuracy in the final output.

The implementation of the cascaded fourth-order IIR filter can be summarized as follows:

- 1. Load the new input value x(n).
- 2. Operate on the first section as outlined in Figure 12.
- Leave the output of the first section in the accumulator (i.e., the SACH YN can be omitted for the first-section implementation since the accumulator links the output of one section to the input of the following section).
- Operate on the second section in the same way as the first section, remembering that




Figure 18. Fourth-Order Cascaded IIR Filter

the accumulator already contains the output of the previous section.

 The output of the second section is the filter output y(n).

The above procedures can be applied to the IIR filter implementation of higher orders. It can be shown³ that with proper ordering of the second-order cascades, the resulting filter has better immunity to quantization noise than the direct-form implementation, as will be discussed later.

An example of a TMS32010/TMS32020 program that implements a fourth-order IIR cascaded structure is contained in Appendix C.

Parallel-Form IIR Filter

The third form of an IIR filter is referred to as the parallel form. In this case, H(z) is written as

$$H(z) = \sum_{k=0}^{M-N} C_k z^{-k} + \sum_{k=1}^{N/2} \frac{\gamma_{0k} + \gamma_{1k} z^{-1}}{1 - \alpha_{1k} z^{-1} - \alpha_{2k} z^{-2}}$$
(13)

If M < N, then the term $(C_k z^{-k}) = 0$. The network form is shown in Figure 20, where it is assumed that M = N = 4. The multiplication of the input by C (a constant) is trivial. However, for one of the parallel branches of this structure, the difference equation is

$$d_i(n) = x(n) + \alpha_{1i} d_i(n-1) + \alpha_{2i} d_i(n-2)$$
 (14)

$$p_i(n) = \gamma_{0i} d_i(n) + \gamma_{1i} d_i(n-1)$$

where i = 1,2,...,N/2, and $p_i(n) =$ the present output of a parallel branch.

The similarity to the second-order direct-form II network and the single parallel section is apparent. However, in this case, the outputs of all sections are summed to give the output y(n), i.e.,

$$y(n) = Cx(n) + \sum_{i=1}^{N/2} p_i(n)$$
 (15)

if M=N. For the parallel implementation, the delay-node values are also structured in data memory, as shown in Figure 21, thus allowing for an implementation similar to that used previously. After the output of each section stored in the 32-bit accumulator is determined, these outputs are summed to yield the filter output y(n). An example of a TMS32010/TMS32020 program to implement a parallel structure can be found in Appendix C.

PERFORMANCE CONSIDERATIONS IN DIGITAL FILTER DESIGN

In the previous sections, different realizations of the FIR and IIR digital filters were discussed. This section is mainly concerned with the effects of finite wordlength on filter performance.

Some features of FIR and IIR filters, which distinguish them from each other and need special considerations when they are implemented, include phase characteristics, stability, and coefficient quantization effects.




Figure 20. Parallel-Form IIR Filter




Figure 21. Delay-Node Value Storage for a Parallel IIR Filter

Given a set of frequency-response characteristics, typically a higher-order FIR filter is required to match these characteristics to a corresponding IIR filter. However, this does not imply that IIR filters should be used in all cases. In some applications, it is important that the filter have linear phase, and only FIR filters can be designed to have linear phase.

Another important consideration is the stability of the filter. Since the unit-sample response of an FIR filter is of finite length, FIR filters are inherently stable (i.e., a bounded input always produces a bounded output). This can be seen from (5) where the output of an FIR filter is a weighted finite sum of previous inputs. On the other hand, IIR filters may or may not be stable, depending on the locations of the poles of the filter.

Digital filters are designed with the assumption that the filter will be implemented on an infinite precision device. However, since all processors are of finite precision, it is necessary to approximate the "ideal" filter coefficients. This approximation introduces coefficient quantization error. The net result due to imprecise coefficient representations is a deviation of the resultant filter frequency response from the ideal one. For narrowband IIR filters with poles close to the unit circle, longer wordlengths may be required. The worst effect of coefficient quantization is instability resulting from poles being moved outside the unit circle.

The effect of coefficient quantization is highly dependent on the structure of the filter and the wordlength of the implementation hardware. Since the poles and zeroes for a filter implemented with finite wordlength arithmetic are not necessarily the same as the poles and zeroes of a filter implemented on an infinite precision device, the difference may affect the performance of the filter.

In the IIR filter, the cascade and parallel forms implement each pair of complex-conjugate poles separately. As a result, the coefficient quantization effect for each pair of complex-conjugate poles is independent of the other pairs

of complex-conjugate poles. This is generally not true for direct-form filters. Therefore, the cascade and parallel forms of IIR filters are more commonly used than the direct form.

Another problem in implementing a digital filter is the quantization error due to the finite wordlength effect in the hardware. Sources of error arising from the use of finite wordlength include the following:

- 1. I/O signal quantization
- 2. Filter coefficient quantization
- 3. Uncorrelated roundoff (or truncation) noise
- 4. Correlated roundoff (or truncation) noise
- Dynamic range constraints.

These problems are addressed in the following paragraphs in more detail.

Representing instantaneous values of a continuous-time signal in digital form introduces errors that are associated with I/O quantization. Input signals are subjected to A/D quantization noise while output signals are subjected to D/A quantization noise. Although output D/A noise is less detrimental, input A/D quantization noise is the more dominant factor in most systems. This is due to the fact that input noise "circulates" within IIR filters and can be "regenerative" while output noise normally just "propagates" off-stage.

The filter coefficients in all of the routines described in this report are initially stored in program memory, and then moved to data memory. These coefficients are represented in Q15 format; i.e., the binary point (represented in two's-complement form) is assumed to follow the mostsignificant bit. This gives a coefficient range of 0.999969 to -1.0 with increments of 0.000031. The input is also in Q15 format so that when two Q15 numbers are multiplied, the result is a number in Q30 format. When the Q30 number resides in the 32-bit accumulator of the TMS320, the binary point follows the second most-significant bit. Since the output of the filter is assumed to be in Q15 format, the Q30 number must be adjusted by left-shifting by one while maintaining the most-significant 16 bits of the result. This is accomplished with the step SACH YN,1, which shifts the Q30 number to the left by one and stores the upper sixteen bits of the accumulator following the shift. The result YN is in Q15 format. Note that it is important to keep intermediate values in the accumulator as long as possible to maintain the 32-bit accuracy.

Uncorrelated roundoff (or truncation) noise may occur in multiplications. Even though the input to the digital filter is represented with finite wordlength, the result of processing leads to values requiring additional bits for their representation. For example, a b-bit data sample, multiplied by a b-bit coefficient, results in a product that is 2b bits long. In a recursive filter realization, 2b bits are required after the first iteration, 3b bits after the second iteration, and so on. The fact that multiplication results have to be truncated means that every "multiplier" in a digital structure can be regarded as a noise source. The combined effects of various noise sources degrade system performance.

Truncation or rounding off the products formed within the digital filter is referred to as correlated roundoff noise. The result of correlated roundoff (or truncation) noise, including overflow oscillations, is that filters suffer from "limit-cycle effect" (small-amplitude oscillations). For systems with adequate coefficient wordlength and dynamic range, this problem is usually negligible. Overflows are generated by additions resulting in undesirable largeamplitude oscillations. Both limit cycles and overflow oscillations force the digital filter into nonlinear operations. Although limit cycles are difficult to eliminate, saturation arithmetic can be used to reduce overflow oscillations. The overflow mode of operation on the TMS320 family is accomplished with the SOVM (set overflow mode) instruction, which sets the accumulator to the largest representable 32-bit positive (>7FFFFFF hex) or negative (>80000000 hex) number according to the direction of

Dynamic range constraints, such as scaling of parameters, can be used to prevent overflows and underflows of the finite wordlength registers. The dynamic range is the ratio between the largest and smallest signals that can be represented in a filter. For an FIR filter, an overflow of the output results in an error in the output sample. If the input sample has a maximum magnitude of unity, then the worstcase output is

$$y(n) = \sum_{n=0}^{N-1} h(n) = s$$
 (16)

To guarantee y(n) to be a fraction, either the filter gain or the input x(n) has to be scaled down by a factor "s". Reducing the filter gain implies scaling down the filter coefficients so that the 16-bit coefficient is no longer used effectively. An implication of this scaling is a degradation of the filter frequency response due to higher quantization errors. As an alternative, the input signal may be scaled, resulting in a reduction in signal-to-noise ratio (SNR). In practice, the second approach is preferred since the scaling factor is normally less than two and does not change the SNR drastically. The required scaling on a TMS32020 is achieved by using the SPM (set P register output shift mode) instruction to invoke a right-shift by six bits to implement up to 128 multiply/accumulates without overflow occurring.

For an IIR filter, an overflow can cause an oscillation with full-scale amplitude, thus rendering the filter useless. In general, if the input signal x(n) is sinusoidal, the reciprocal of the gain "s" of the IIR filter is used to prevent output overflows.

For the TMS320 implementation with its doubleprecision accumulator and P register, scaling down the input sequence by the scaling factor "s" while maintaining a 16-bit accuracy for the coefficients can accomplish the task. For this reason, use of the MPYK instruction for IIR filter implementation is not recommended. Scaling the input signal by a factor "s" results in a degradation in the overall system SNR. Therefore, for IIR filters, it is important to keep the coefficient quantization errors as small as possible since less accurate coefficients may cause an unstable filter if the poles are moved outside the unit circle. The LAC (load accumulator with shift) instruction on the TMS320 processors easily accomplishes input signal scaling.

In the previous paragraphs, finite wordlength problems associated with digital filter implementation on programmable devices were discussed. The 16-bit coefficients and the 32-bit accumulator of the TMS320 processor help minimize the quantization effects. Special instructions also help overcome problems in the accumulator. These features, in addition to a powerful instruction set, make the TMS32010 and TMS32020 ideal programmable processors for filtering applications.

SOURCE CODE USING THE TMS320

Examples of TMS320 source code for the implementation of two FIR filters and three IIR filters, based on the techniques described in this application report, are contained in the appendixes. Plots of the magnitude response, log-magnitude response, unit-sample response, and other pertinent data precede the filter programs.

Five filter types are presented in the three appendixes

Appendix A Length-80 bandpass FIR filter (TMS32010 and TMS32020)

Appendix B Length-60 FIR differentiator (TMS32010/TMS32020)

Appendix C Fourth-order lowpass IIR filters: direct-form, cascade, and parallel types (TMS32010/TMS32020)

The purpose of the source code is to further illustrate the use of the TMS320 devices for filtering applications and to allow implemention and analysis of these filters. The code is based on the programming techniques discussed earlier in this report.

TMS32020 source code is listed in the appendix for a length-80 FIR filter. The TMS32020 source code for the rest of the filter programs is identical to the TMS32010 code, as explained earlier. TMS32010 and TMS32020 instructions are compatible only at the mnemonic level. TMS32010 source programs should be reassembled using a TMS32020 assembler before execution. For more detail about code migration, refer to the TMS32020 User's Guide appendix, "TMS32010/TMS32020 System Migration," for detailed information.6

These filters were designed using the Digital Filter Design Package (DFDP) developed by Atlanta Signal Processors Incorporated (ASPI). This package runs on either a Texas Instruments Professional Computer or an IBM Personal Computer and can generate TMS320 code for the filter designed. DFDP was used to design the FIR filters with the Remez exchange algorithm developed by Parks and McClellan, and to design the IIR filters by bilinear transformation of an elliptic analog prototype. All plots supplied with the filter programs were produced by DFDP.

Filter design packages, such as DFDP, make the design

and implementation of digital filters straightforward. They allow the DSP engineer to quickly examine a variety of filters and understand the tradeoffs involved in varying the characteristics of the filters. Several digital filter design packages and other useful software support from third parties are described in the TMS32010 Development Support Reference Guide.⁸

All of the TMS320 source code examples have several features in common that depend on the implementation and application. These features include the moving of filter coefficients from storage in program memory to data memory, their representation in Q15 format, and the instructions that control the analog interface used for testing.

The hardware configuration that was used to test these filters included a Texas Instruments analog interface board (AIB) to provide an analog-to-digital and digital-to-analog interface. The sampling rate was 10 kHz in all cases. The filters were driven by a white-noise source, and the frequency response was estimated by a spectrum analyzer. Each filter routine contains several lines of code to initialize the analog interface board. The AIB signals the TMS320 that another input sample is available by pulling the BIO pin low. The TMS320 polls this pin using the BIOZ instruction. The AIB houses a TMS32010 device. In order to use the TMS32020 with the AIB (PN: RTC/EVM320C-06), a specially designed adaptor (PN: RTC/ADP320A-06) must be inserted to convert TMS32020 signals to TMS32010 signals. All of these implementation- and application-dependent sections of code are labeled.

Appendix A provides programs for the implementation of a length-80 linear-phase bandpass FIR filter on the TMS32010 and the TMS32020. The filter has been designed using the Parks-McClellan algorithm. Pertinent data for this filter is as follows:

Passband	1.375	-	3.625	kHz
Stopbands	0.0 4.0		1.0 5.0	kHz kHz
Attenuation in stopbands		-6	8.4	dB
Transition regions	1.0 3.625		1.375 4.0	kHz kHz

The figures preceding the program show the magnitude response using a linear scale, the log-magnitude response, and the unit-sample response. Both the magnitude response and the log-magnitude response illustrate the equiripple response expected from using the Parks-McClellan algorithm. The unit-sample response possesses the symmetry that is characteristic of linear-phase FIR filters.

A length-60 FIR differentiator, shown in Appendix B, is also designed using the Parks-McClellan algorithm. Characteristics for the FIR differentiator are listed below.

Lower band edge	0.0	kHz
Upper hand edge	5.0	kH ₂

Desired slope 0.4800
Maximum deviation 0.3172 percent

The log-magnitude resonse is illustrated as well as the unit-sample response, which is antisymmetric for an FIR differentiator. Because the code is written in looped form, there is a dramatic reduction in the amount of program space necessary to implement this filter.

The three filters in Appendix C are fourth-order lowpass IIR filters, designed using the bilinear-transform technique. The first filter is based on a direct-form II structure, the second filter is based on a cascade structure with two second-order direct-form II subsections, and the third filter is based on a parallel structure. These three IIR filters are identical in terms of their frequency response and have the following characteristics:

Passband	0.0	-	2.5	kHz
Transition region	2.5	-	2.75	kHz
Stopband	2.75	-	5.0	kHz
Attenuation in stopband	-25.	.17		dB

The figures that show the magnitude response, logmagnitude response, phase response, group delay, and the unit-sample response for the three IIR filters are treated as a group and precede the three programs for filter implementation.

Table 1 is a summary of information about the five digital filters that are implemented in the appendixes.

An examination of the length-80 FIR filter implementation reveals the advantages of using a TMS32020 over the TMS32010. The program memory size is reduced by a factor of 15 (11 words vs. 163 words) while execution speed is improved by a factor of 1.8. Since the other filter types do not take advantage of the RPTK/MACD instruction pair, the performance results are the same. For example, a fourth-order cascade-form IIR filter executes at 5.4 μ s using only 27 program memory words.

When implementing linear-phase FIR filters, the designer must choose the right device for the application. If fast execution time and less program memory are essential, then the TMS32020 is the right choice.

The IIR filters are direct transformations of analog filters, exhibiting the same amplitude and phase characteristics as their analog counterparts. IIR filters tend to be more efficient than FIR filters with respect to transitionband sharpness and filter orders required. Although they require less code for implementation than the FIR filters (TMS32010 straightline code), they show great nonlinearity in phase, which limits their use in some applications.

By far the most commonly used IIR structure is the cascade-form realization. It has been shown that proper ordering of the poles and zeroes results in less sensitivity to quantization noise. The Digital Filter Design Package designs IIR filters in cascade form only.

By using a TMS32020 for both FIR and IIR filter implementations, it is possible to design a higher-order filter

Table 1. Summary Table of Filter Programs

LE	NGTH-80 LIN	EAK-PHASE BANDPASS	FIR (STRAIGHT-LINE CO	DE)
CODE	CYCLES	EXECUTION TIME (MICROSECONDS)	PROGRAM MEMORY (WORDS)	DATA MEMORY (WORDS)
Straight Line:				
TMS32010	163	32.6	163	120
TMS32020 (with RPTK)	90	18	11	161
	LENGT	H-60 FIR DIFFERENTIAT	OR (LOOPED CODE)	
CODE	CYCLES	EXECUTION TIME (MICROSECONDS)	PROGRAM MEMORY (WORDS)	DATA MEMORY (WORDS)
Looped:				
TMS32010/20	243	48.6	11	120
	F	OURTH-ORDER LOWPAS	SS IIR FILTERS	
STRUCTURE	CYCLES	EXECUTION TIME (MICROSECONDS)	PROGRAM MEMORY (WORDS)	DATA MEMORY (WORDS)
Direct-Form II:				
TMS32010/20	24	4.8	24	16
Cascade:		a .		
TMS32010/20	27	5.4	27	18
Parallel:				
TMS3210/20	28	5.6	28	18

NOTE: The above performance figures are only given as a reference. They should not be taken as benchmarks since programs can always be improved for better speed and memory efficiency.

than with the TMS32010. The TMS32020 is also ideal for higher-order FIR filters that require single-cycle multiply/accumulate operations.

SUMMARY

A brief review of FIR and IIR digital filters has been given to assist in understanding the fundamentals of digital


filter structure and their implementations using a digital signal processor. Many design examples have also been included to show the tradeoffs between FIR and IIR structures.


This application report has also described methods for implementing FIR and IIR filters with the TMS32010 and TMS32020. The design engineer can now choose between the two devices, depending on the application.


REFERENCES

- A.V. Oppenheim and R.W. Schafer, Digital Signal Processing, Prentice-Hall (1975).
- Andreas Antoniou, Digital Filters: Analysis and Design, McGraw-Hill (1979).
- C.S. Burrus and T.W. Parks, Digital Filter Design, John Wiley & Sons (1986).
- U. Kaiser, "Wave Digital Filters and Their Significance for Customized Digital Signal Processing," Texas Instruments Engineering Journal, Vol 2, No. 5, 29-44 (September - October 1985).
- 5. TMS32010 User's Guide (SPRU001B), Texas Instruments (1985).
- 6. TMS32020 User's Guide (SPRU004A), Texas Instruments (1985).
- Digital Filter Design Package (DFDP), Atlanta Signal Processors Inc. (ASPI), 770 Spring St. NW, Suite 208, Atlanta, GA 30308, 404/892-7265 (1984).
- 8. TMS32010 Development Support Reference Guide (SPRU007), Texas Instruments (1984).

APPENDIX A
LENGTH-80 LINEAR-PHASE PASSBAND FIR FILTER







*****	· · · · · · · · · · · · · · · · · · ·	***********	*****	0057	0022 0051	1 CH2	DATA	>0051	* 0.249065E-02
	LINE	LINEAR-PHASE FIR FILTER	TER				DATA	>FFE6	* -0.771385E-03 *
	בפאסו	n-ou bandrass Fi	בופא	0000	0025 FFBA	A CHS	DATA	>FFBA	* -0.212256E-03
SA	SAMPLING FREQUENCY = 10 KH2	10 KHZ					DATA	>004B	* 0.231021E-02
	FIL	FILTER CHARACTERISTICS	ICS.	0063 0	0028 FFF9 0029 0069	0 CH3	DATA	>FFF9	* -0.194902E-03 * * 0.322896E-02 *
							DATA	>00A2	* 0.496452E-02
		BAND I BAND 2	Z BAND 3	00066	002B FF6F	F CHII	DATA	>FF6F	* -0.440419E-02
ro.							DATA	>FF70	* -0.438169E-02
Idn	GE	1.0000 3.6250					DATA	>FEF4	* -0.815474E-02
ÔN A	NOMINAL GAIN			0070	002F 00CB	B CH15	DATA	>00CB	* 0.621682E-02
Ŷ		0.0004 0.0200	6 0.0010					>00.00	* 0.704627E-03
E	۲							>0187	* 0.119391E-01 *
				0074 0			_	>FEE5	* -0.860811E-02 *
		FILTER STRUCTURE					DATA	>000B	* 0.346738E-03 *
					0035 FE/F	CH21	DATA	AFE/F	-0.11/293E-01
	1-		ī			-	DATA	>0192	* 0.122947E-01
	2		, ,			-	DATA	>FFB5	* -0.227426E-02 *
	0<	0 <	0<				DATA	>026A	* 0.188796E-01 *
(u) ×		_					DATA	>0368	* 0.265148E-01
		h(2)	- 'C-M'-7'	0087 0	003B FDC2	CH2/	DATA	AFDC2	* -0.1/5126E-01
	٠-		-				DATA	>FC0A	* -0.309240E-01
	_	-	-				DATA	>FAA3	* -0.418954E-01
	0\0\0	-<	0		_		DATA	>0347	* 0.256315E-01
			y (n)	0 6800	0040 FE3D	CH32	DATA	>FE3D	* -0.137498E-01
********	各种种种的 化水杨基基 医克克特氏 医克克特氏 医克克特氏 医克克特氏 医克克特氏 医克克特氏 医克克特氏 医克克特氏 医克克特氏 计图片记录器 计算机 图片 	************	***********				DATA	>09BB	* 0.760286E-01 *
							DATA	>FA3D	* -0.450011E-01
CYCLES	_	1 PROG	ρĄ				DATA	>052B	* 0.403853E-01
	((MICROSECONDS)	(WORDS)	(WORDS)	0092 0			DATA	>EB59	* -0.161339E+00
					0046 DC2A	A CH38	DATA	>DC2A	* -0.279963E+00
0	<u> </u>		191				ATAG	72057	* 0.352454E+00
3			101				DATA	>DC2A	* -0.279963E+00
							DATA	>EB59	* -0.161339E+00
(EXCLU	(EXCLUDING INITIALIZATION AND I/O)	O/I DNA NO					DATA	>0528	* 0.403853E-01 *
******	化化合物物 化克克克斯 计记录记录 医克克克氏征 医克克克氏征 医克克克氏征 医克克克氏征 医克克克氏征 医克克克氏征 医克克克氏征 医克克克氏征 医克克克氏征 计记录器 计记录器 计记录器 计记录器 计记录器 计记录器 计记录器 计记录器	***********	**********			CH44	DATA	>FA3D	* -0.450011E-01
				0100	004D 09BB		DATA	>0988	* 0.760286E-01
	FIRBPASS				004E 0/4/		DATA	V0/4/	10-302/202-01 *
MODE FOIL							DATA	>0347	* 0.256315E-01
	74					-	DATA	>FAA3	* -0.418954E-01
XN EQU	48					-	DATA	>FC0A	* -0.309240E-01
							DATA	>0000	* 0.586574E-02 *
YOU	AORG 0					CH52	DATA	>FDC2	* -0.175126E-01
	TAKT			0 8010	0056 0368		DATA	>0368 >0268	* 0.266148E-01 *
							DATA	>FFB5 *	* -0.227426E-02
CTABLE AORG	32					CHS6	DATA	>0192	* 0.122947E-01 *
		* 00 913010		0 2110	0059 PDR		O.A.T.A	ABDB .	* -0 175064F-01

32020 FAMILY MACRO ASSEMBLER PC 1.0 85.157 16:55:56 08-15-85 PAGE 0004									Value and and a second	; COIPUL THE FILTER RESPONSE Y(n)	; GO GET THE NEXT POINT																											
ASSEMBLER	ARI	0		>4F	>FP00,*-			XN, 1		YN, PAZ	WAIT																											
Y MACRO	LARP	MPYK	ZAC	RPTK	MACD		APAC	SACH		3	8		END																									
FIRBPASS 32020 FAMIL:	0166 0087 5589	0168 0088 A000	0169 0089 CA00	0171 008A CB4F	0088	008C FF00	0800		0176	0177 0088 6220	0179 0090 FF80	0091 0080	0181	NO ERRORS, NO WARNINGS																								
57 16:55:56 08-15-85 PAGE 0003	93 *	* 10		*		0.2 *	* :	0.2 *	* *	* * * * * * * * * * * * * * * * * * * *	02 *	# # MM	• 60	02 *	# * C	4	SAMPLING RATE OF 10 KHZ *			THE ANALOG INTERFACE BOARD								USE ARO FOR INDIRECT ADDRESSING	on woods of	80 COEPFICIENTS		USE BLOCK BO AS PROGRAM AREA		BIO PIN GOES LOW WHEN A	NEW SAMPLE IS AVAILABLE	BRING IN THE NEW SAMPLE XN	Id ADO to do mostrod out on third .	TO THE BOLLON OF BLOCK BI
PC 1.0 85.157	0.346738E-03	93918-	0.704627E-02	0.521682E-02	-0.8154746-02	-0.438169E-02	-0.440419E-02	0.496452E-02	0.322896E-02	0.231021E-03	-0.229530E-02	-0.212256E-03	-0.6750438-03	9065E-	0.973976E-03		SAMPLI			INTER								USE AR	1	30 COE		USE BL		BIO PI	NEW SA	BRING	FILL	
	0.34	0.11	0.70	0.62	18.0-	-0.43	4.0	0.49	0.32	2.0	-0.22	-0.21	-0.67	0.24	0.97		•			ANALOG					_	SER	2	••	•	•		•	•	•	-	••		••
32020 FAMILY MACRO ASSEMBLER	>000B	>0187	>0066	* 000CB	>FEF4	>PP70	>PP6P	>00A2	6900	>FFF9	>FF84	>FFBA	>PF69	>0051	>001%	3	>000A >01F3		s	ION OF THE	7	MD.	MODE: PAO	SMP	CLOCK, PA1	STUBILITERIES		ARO	ARO 1 / 200	>4P	CTABLE, "+			NXTPT	WAIT	XN,PA2		AK1,73FF
MACRO	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA		DATA		D03	* INITIALIZATION OF	LDPK	LACK	18 E	LACK	TBLR	034114		LARP	רערי	RPTK	BLKP	CNPP		B102	æ	Z.		r.
FAMIL	CH59	CHEI	CH62	CH64	CH65	CH66	CH68	CH69	CH70	CH71	CH73	CH74	CH76	CH77	CH78		AD SMP		START	* INIT						* *	*							WAIT		* NXTPT	•	
32020	000B								6900			FFGA					000A 01F3		0072						582F E12F			5588			0020	CEOS		FA80		6230	9	0388
ASS	005B												0000	0900	900 E		0070	_			0672	0073	900	900	0077	_		0079			0076	9.00 J			0082	0084	į	0086
FIRBPASS	0114	0I16	0117	0119	0170	0121	0123	0124	0125	0126	0128	0129		0132	0133	0135	0136	0138	0139	0141	0143	10	0145	0147	0148	0150	0152	0153		0155	015	0157	0159	0166	0161	0162 0163	0164	10

00001 00001

20:41:39 08-29-85 PAGE 0004							NSE *	* +	•																																
PC2.1 84.107				,	ALLY * RY *		DUE TO THE SYMMETRY OF THE IMPULSE RESPONSE ONLY HALF OF THE SAMPLES OF THE IMPULSE	HIS MEANS THAT		-0.107251E-02 *	0.973976E-03 *	-0.675043E-03 *	-0.771385E-03 *	-0.212256E-03 *	-0.229530E-02 *	0.231021E-02 *	0.322896E-02 *	0.496452E-02 *	-0.440419E-02 *	-0.438169E-02 *	-0.815474E-02 *	0.621682E-02 *	0.3422166-03	0.119391E-01 *	-0.860811E-02 *	0.346738E-03 * -0.117293E-01 *	-0.175964E-01 *	0.122947E-01 *	-0.227426E-02 *	0.188/966-01	-0.175126E-01 *	0.586574E-02 *	-0.309240E-01 *	0.256315E-01 *	-0.137498E-01 *	0.568720E-01 *	-0.450011E=01 *	0.403853E-01 *	-0.161339E+00 *	-0.2/9963E+00 * 0.352454E+00 *	/ · · · · · · · · · · · · · · · · · · ·
32010 PAMILY MACRO ASSEMBLER	EQU 122 EQU 123 AOBG 0		B START		CUEFFICIENTS ARE INITIALLY STORED IN PROGRAM MEMORY		IE SYMMETRY OF OF THE SAMPL	ARE STORED. T	• h(n).	* >FPDC *				^	^		* 6900<	^				^ ′	>000B	^	* SEES *	^ ^	^	* 2610<	>PPB5 *	* W970<	>FDC2 *	* 0000<	>FC0A	`^	^	>0747 *		`^	^ ′	>2D57 *	•
AMILY MAC			8 8	,	STORED IN		DUE TO TR	RESPONSE	h(N-1-n) = h(n).		1 DATA									CH13 DATA						CH20 DATA CH21 DATA							CH29 DATA			CH33 DATA		36 DATA		CH38 DATA	
2010 F	7A YN 7B ONE	*	2 S	* 1	• •	*	* *	• •	* *				-	_	-	F0 CH7												-						-	Ī	•					
	007A 007B		0000 F900 0001 002C								0003 001F	0004 0031 0005 FFE9				0009 004B			OD FF6F	000F FF70			0012 0008			0016 000B				001E 026A			001F FC0A			0023 0747				0029 2D57	
FIRBPASS	0172 0173 0174 0175				011/9	0181	0182	0184	0185		0188 00					0194 00			0198 00				0203 00			020/ 00			0211 00				0214 00		-	0220 00		_	0224 00		0227
20:41:39 08-29-85 PAGE 0003																																									
PC2.1 84.107																																									
/ MACRO ASSEMBLER	EQU 67 EQU 68 EQU 69 EQU 70																			EQU 95			86 003			EQU 102				EQU 107		EQU 110		EOU 113		£00 115		EQU 118	EQU 119	E00 120	EQU 121
FAMILY	XNM67 XNM68 XNM69 XNM69	CMM71	CNM73	ALWA74	S/WN1	LIMM77	NM78		9 =	: 2	23	: 5	9	11	9	2 =	111	112	22	115	116	71	2 6	20	121	22	124	125	92	128	(29	130	3 2	33	134	135	9 2	H38	139	ODE	CLOCK
32010	00043																																					9200			6,000
FIRBPASS	0115 0116 0117 0118																																								

FIRBPASS


XNM13


XNM32

FIRBPASS 32010 PAMILY MACRO ASSEMBLER PC2.1 84.107 20:41:39 08-29-85 PAGE 0009

6808 LTD XNN11 6808 LTD XNN11 6809 LTD XNN10 6809 LTD XNN9 6809 LTD XNN9 6808 LTD XNN9 6807 LTD XNN6 6807 LTD XNN6 6806 LTD XNN6 6807 LTD XNN6 6807 LTD XNN6 6807 LTD XNN6 6808 LTD XNN6 6809 LTD XNN6 6809 LTD XNN6 6809 LTD XNN6 6800 LTD XNN4 6800 LTD XNNA	S				
6808 LTD XNM11 680A LTD XNM10 6809 LTD XNM9 6059 NPP H39 6059 NPP H39 6050 LTD XNM6 6057 NPP H3 6050 LTD XNM6 6055 NPP H3 6050 LTD XNM6 6050 LTD XNM6 6050 LTD XNM6 6050 LTD XNM6 6050 NPP H3 6050 LTD XNM4 6050 NPP H3	ő			H12	
6058 NPY H11 680A NPY H11 680A NPY H10 6808 LTD XMM9 6605 NPY H9 6605 NPY H9 6605 LTD XMM6 6055 NPY H6 6056 LTD XMM6 6056 LTD XMM7 6057 NPY H6 6056 LTD XMM6 6056 NPY H6 6057 NPY H6 6050 LTD XMM6 6050 NPY H7 6050 NPY H3 6051 NPY H3 6052 NPY H3 6053 NPY H3 6054 NPY H3 6055 NPY H3 6055 NPY H3 6056 NPY H3 6057 NPY H3 6057 NPY H3 6058 NPY H3 6059 NPY H3 6050 NPY H3 605	C		C.		
6802 LTD XNNB 6602 LTD XNNB 6603 LTD XNNB 66	8		Ϋ́ΡΫ́	HII	
6809 LTD XMM9 6808 LTD XMM9 6808 LTD XMM6 6807 LTD XMM6 6807 LTD XMM7 6806 LTD XMM7 6807 LTD XMM7 6807 LTD XMM7 6808 LTD XMM7 6809 LTD XMM7 6809 LTD XMM7 6809 LTD XMM7 6809 LTD XMM7 6800 LTD XMM7 68	బ				
6809 LTD XNM9 6058 NPP H9 6058 NPP H9 6057 NPP NRM7 6057 NPP H7 6056 NPP H7 6056 NPP H7 6056 NPP H7 6057 NPP H7 6057 NPP H7 6057 NPP H7 6058 NPP H7 6059 NPP H7 6059 NPP H7 6050 NPP H7 60	5				
6058 LTD XAM9 6058 LTD XAM9 6050 LTD XAM9 6050 LTD XAM6 6050 LTD XAM6 6050 LTD XAM6 6050 LTD XAM6 6051 LTD XAM6 6052 LTD XAM6 6053 MPY H5 6053 MPY H3 6053 LTD XAM6 6054 LTD XAM6 6054 LTD XAM6 6055 LTD XAM6 6050 LTD XAM6 6051 LTD XAM7 6050 L	ę				
6808 LTD XNM6 6057 NWY H9 6057 LTD XNM7 6056 LTD XNM6 6056 NWY H7 6056 NWY H7 6057 LTD XNM6 6055 NWY H7 6057 LTD XNM6 6053 LTD XNM6 6054 LTD XNM6 6054 LTD XNM7 6050 LTD XNM7 6050 LTD XNM7 6050 LTD XNM7 6050 LTD XNM1 6050 LTD X	9 5		2		
6808 ILTD XNN6 6807 ILTD XNN6 6806 ILTD XNN6 6806 ILTD XNN6 6806 ILTD XNN6 6807 INP HS 6807 ILTD XNN6 6808 ILTD XNN6 6809 ILTD XNN4 6800 ILTD XNN4 6800 ILTD XNN4 6800 ILTD XNN1 6800 ILTD XNN 6800 ILTD XNN1 6800 ILTD XNN1 6800 ILTD XNN1 6800 ILTD XNN1 6801 ILTD XNN1 6800 ILTD XNN2 6800 ILTD XNN 6800 ILTD	Ŋ		Μbχ	£	
6058 MPY H8 6807 LTD XMM7 6806 LTD XMM6 6D56 MPY H5 6805 MPY H5 6804 LTD XMM6 6D53 MPY H3 6B03 LTD XMM4 6B03 LTD XMM2 6B04 LTD XMM2 6B05 LTD XMM4 6B05 MPY H3 6B07 LTD XMM4 6B07 LTD XMM4 6B08 LTD XMM2 6B08 MPY H1 6B09 LTD XMM2 6B09 LTD XMM2 6B09 MPY H1 6B00 LTD XMM1 6B00 LTD XMM1 6B00 MPY H1 6B	8				
6806	ω		ΜÞΫ		
6055	9				
6055	٠,		11.		
6805 LTD XNM6 6056 MPP H6 6052 LTD XNM5 6054 MPP H5 6054 MPP H3 6052 MPP H3 6050 LTD XNM2 6051 MPP H3 6051 MPP H3 6052 MPP H3 6053 MPP H3 6054 MPP H3 6055 MPP H3 6055 MPP H3 6056 MPP H3 6057 MPP H3 6058 MPP H3 6059 MPP H3 6059 MPP H3 6050 MPP H3	₹		Y.	ì	
6055 MPP H6 60804 LTD XNM4 60804 LTD XNM4 60803 LTD XNM4 60803 LTD XNM2 60802 LTD XNM2 60801 LTD XNM2 60801 LTD XNM2 60801 LTD XNM2 60801 LTD XNM1 60801 LTD XNM2 60801 LTD XNM1 60801 LTD XNM2 60801 LTD XNM1 60801 LTD XNM1 60801 LTD XNM2 60801 LTD	2				
6805 LTD XNM5 6804 LTD XNM5 6804 LTD XNM4 6603 RPF H4 6603 LTD XNM3 6802 LTD XNM3 6802 LTD XNM2 6801 LTD XNM2 6801 LTD XNM2 6801 LTD XNM3 6802 LTD XNM3 6802 LTD XNM3 6804 MPY H3 6806 LTD XNM3 6807 MY H2 6807 MY H2 6808 MY H2 6808 LTD XNM3 6808 LTD XNM3 6808 MY H3 6808 LTD XNM3 6808 MAIT * GO GET THE 6808 MAIT * GO GET THE	3 2				
6655 HPP XMM5 6654 HPP H5 6604 LTD XMM4 66053 HPP H3 6605 HPP H3 6605 HPP H3 6605 HPP H3 6605 HPP H3 6606 LTD XMM2 6551 HPP H1 6552 HPP H2 6553 HPP H1 6554 HPP H1 6554 HPP H1 6555 HPP H2 6555 HPP H2 6557 HPP H1 6557 HPP H1 6557 HPP H1 6558 HPP H0 6558 HPP H1	4		I L	9	
6055 HPP H5 6054 LPD XMM4 6554 HPP H5 6504 LPD XMM4 6505 HPP H3 6503 LPD XMM3 6505 HPP H3 6600 LPD XMM2 6505 HPP H3 6600 LPD XMM1 6600 LPD XMM1 6600 LPD XMM1 6600 LPD XMM1 6505 HPP H3 65	~				
6804 HPY H4 HPY H4 6803 LTD XMM3 6054 HPY H4 6802 LTD XMM2 6052 HPY H2 6801 LTD XMM2 6801 LTD XMM2 6801 LTD XMM1 6051 HPY H1 6800 LTD XM HPY H0 FPH H	×				
6054 HEYD XNM4 6053 LYD XNM3 6053 HEY H3 6052 LYD XNM2 6050 MEY H2 6050 MEY H2 6050 MEY H2 6050 MEY H1 6050 MEY H0					
66054 MPY 144 6603 LTP XNM3 6605 LTP XNM2 6601 LTP XNM1 6601 LTP XNM1 6600 LTP XNM1 6600 LTP XNM1 6600 LTP XNM1 6500 LTP XM1 6500 LT	Š			XNM4	
6803	œ			H4	
6053 ILTD XNM3 6052 ILTD XNM2 6052 ILTD XNM2 6051 ILTD XNM1 6051 ILTD XNM1 6050 I	- 1				
6802 LTD XMA2 6802 HEY H3 6802 HEY H2 6801 LTD XMA1 6851 HEY H1 6800 LTD XM 6850 HEY H1 6850 APX H2 6800 APX H1 6850 APX H2 6800 APX H1 6850 APX H2 6800 APX H2 68	5 5				
6802 LTD XMM2 6052 MPY H2 6001 LTD XMM1 6000 LTD XMM 6050 LTD XM 6	2		MPY		
6552 KTY HZ 6601 LTD XNM1 6551 MPY H1 6551 MPY H1 6550 LTD XN 6550 HPY H0 7788 APAC 587A SACH YN,1 447A OUT YN,PAZ * OUTPUT THE 7500 B WAIT * GO GET THE	•				
6052 MPV H2 6001 LTD XMN1 6000 LTD XMN1 6050 MPY H1 7P8 APAC 597A SACH YN,1 4A7A OUT YN,PA2 * OUTPUT THE 7P800 B WAIT * GO GET THE	Σ.			XNMZ	
6801 LTD XMM1 6051 MPY H1 6050 LTD XN 6050 MPY H0 778F APAC 597A SACH XN,1 447A OUT XN,PA2 * OUTPUT THE 6900 B MAIT * GO GET THE	₹		X D	Н2	
6050 HPF H1 6050 LTD XN 6050 MPF H2 6050 MPF H2 6050 NPF H2 6050 N	9				
6800 LTP XN 6800 MPY H0 6800 MPY H0 7P8F APAC 597A SACH YN,1 447A OUT YN,PA2 * OUTPUT THE 6900 B WAIT * GO GET THE	9			THAT	
6800 L7D XN 6050 MPY NO 7788F APAC 597A SACH YN, 1 4A7A OUT YN, PAZ * OUTPUT THE P900 B WAIT * GO GET THE	2			1	
6050 HPY HO 7P8F APAC 597A SACH YN,1 447A OUT YN,PA2 * OUTPUT THE P900 B WAIT * GO GET THE	ç		Ę	2	
788F APAC 597A SACH YN,1 447A OUT YN,PA2 * OUTPUT THE P900 B WAIT * GO GET THE 0039	×		A A	£0	
788F APAC 597A SACH YN,1 447A OUT YN,PA2 * OUTPUT THE FPOO B WAIT * GO GET THE			!		
597A SACH YN,1 4A7A OUT YN,PA2 * OUTPUT THE P900 B WAIT * GO GET THE 0039 *	÷		APAC		
597A SACH YN, 1 447A OUT YN, PAZ * OUTPUT THE P900 B WAIT * GO GET THE 0039					
4A7A * OUT YN,PA2 * OUTPUT THE F900 B WAIT * GO GET THE 0039 *	0		SACH	YN, 1	
4A.A OUT YN, FAZ * OUTPUT THE P900 B WAIT * GO GET THE O039 *	:				
F900 B WAIT * GO GET THE NEXT POINT 0039 *	:		OUT	YN, PA2	OUTPUT THE
*	2	F900	B WA	ĮĮ.	GO GET THE NEXT POINT
•	m				
		•	4		

APPENDIX B LENGTH-60 FIR DIFFERENTIATOR






20:43:03 08-29-85 PAGE 0004																																														
PC2.1 84.107		(ALLY *	* 0.146547E-02 *	-0.186717E-02 *	* 0.670857E-03 *	-0.50/893E-03 *	- 0.4/690/E-03 -	0 505055E-03 #	-0.536698E-03 *	* 0.576256E-03 *	-0.624602E-03 *	. 0.681939E-03 *	* -0.750338E-03 *	0.8318/86-03	* 0.3629373E-03 *	* -0 119041E-02 *	* 0.136731E-02 *	* -0.158880E-02 *	* 0.187070E-02 *	* -0.223732E-02 *	* 0.2/25/9E-02 *	-0.339662E-02	* -0.578642E-02 *	* 0.806880E-02 *	* -0.120382E-01 *	* 0.1987778-01 *	* 0.108105E+00 *	* -0.972714E+00 *	* -CH29 *	* -CH28 *	* -CH27 *	* -CH26 *	* -CH24 *	* -CH23 *	* -CH22 *	* -CH21 *	* -CHZ0 *	* -CH19 *	* -CH18 *	* -CH16 *	* -CH15 *	* -CH14 *	* -CH13 *	* -CH12 *	* - CETT	2107
32010 FAMILY MACHO ASSEMBLER	£	COEFFICIENTS ARE INITIALLY STORED IN PROGRAM MEMORY	>0030	>PFC2	>0015	>PPEF	1000	01000	>PPEE	>0012	>PPEB	>0016	>PPE7	\$001B	70022	1200 V	>0020	>FFCB	>003D	>FFB6	>0059	>FF90	>FF42	>0108	>PE75	>028B	>0000	>837E	>7081	>F229	>04FB	>FD/4	7010V	>00BD	>PP71	>006F	>PPA6	>0049	>FFC2	> FPD3	>0027	>PPDD	>001E	>FFE4	RTOOK	(1116)
AMILY MACRO	B START	COEFFICIENT STORED IN 1		CH1 DATA																		CH21 DATA														CH38 DATA				CH42 DATA					CH48 DATA	
32010 F	* F900	* * * *	0030	FFC2	0015	F .	000 5	0.00	PFEE	2100	PPEB	9100	PPE7	001B	LECT	7700	0020	PPCB	003D	FPB6	0029	FF90	FF42	0108	PE75	028B	FB04	8376	7081	F229	04FB	FD74	018A	0080	PP71	006F	PPA6	0049	PFC2	9600	7,000	FFDD	001E	PFE4	0018	6344
FIRDIF	0172 0173 0000	0174 0175 0176	_	_			0182 0006		-		0187 000B				0191 000F		0194 0012					0199 0017					0205 001D		0208 0020		0210 0022							0218 002A			0221 0020			0225 0031		0227 0033
20:43:03 08-29-85 PAGE 0003																																														
PC2.1 84.107																																														
ILY MACRO ASSEMBLER		EQU 74 EQU 74 EQU 75																				86 n03				EQU 103				_	-			EQU 113			EQU 116		EQU 118		č	K EOU 121	EOG	EQU		AORG 0
32010 FAMILY		0049 H13 0048 H14 0048 H15																																								0079 CLOCK			•	
FIRDIE	0115	0118 0119 0120	0122	0123	0124	0125	0126	0127	0178	0110	0131	0132	0133	0134	0135	0130	28	0130	0140	0141	0142	0143	1110	0146	0147	0148	0149	0120	0152	0153	0154	0155	0156	0158	0159	0160	0161	0162	0163	0164	0165	0167	0168	0169		0171 0000

FIRDIF	3201	32010 FAMILY	Y MACRO ASSEMBLER	SEMBLER	PC2.1 84.107	20:43:03 08-29-85 PAGE 0005	FIRDIF 32010 FA	32010 FAMILY MACRO ASSEMBLER	ER PC2.1 84.107 20:43:03 08-29-85 PAGE 0006	-85
0228 0034 0229 0035 0230 0036	4 0014 5 FFED 6 0011	CHS0 CHS1 CHS2		>0014 >FFED :	- CH9 + - CH8 + - CH7 + - CH7		0281 ************************************	OUT YN, PA2	* OUTPUT THE FILTER RESPONSE y(n) *	
		CH53	DATA >	PFEF 1	* -CH6 *		0284 005F F900 0060 004E	B WAIT	* GO GET THE NEXT POINT *	
		CHSS CHS6		FFF0 .	* -CH4 *		0285 0286	G		
		CH57		>PPEA *	* -CH2 * -CH1 *		NO ERRORS, NO WARNINGS			
		£ 4 £		>FFCF .	* OHO- *					
		SMP *	DATA 45		* SAMPLING RATE OF 10 KHZ	жн г *				
			LACK 1		t the and go brableto.	•				
		•	SACE ONE		CONTENT OF ONE IS 1	-				
0247 004 0248 004 0249 004			LARK ARO, CLOCK LARK ARI, 60 LACK SMP	* * 09	* THIS SECTION OF CODE LOADS * THE FILTER COEFFICIENTS AND * OTHER VALUES FROM PROGRAM	LOADS * NTS AND * OGRAM *				
0251 0047 0252 0048 0253 0049	7 6791 8 1078 9 F400	Q	TBLR *-,ARI SUB ONE BANZ LOAD	2	* MEMORY TO DATA MEMORY	*				
		*								
0255 004B 0256 004C	8 4878 C 4979		OUT MODE, PAG		* INITIALIZATION OF ANALOG * INTERPACE BOARD	* PTOC *				
0258 004D	0889 0		LARP ARO	•	* SET ARP TO ARO *				ì	
	F F600	WAIT	BIOZ NXTPT		* BIO PIN GOES LOW WHEN A	* 4 5				
0261 0050 0051	P900		B WAIT	*	* NEW SAMPLE IS AVAILABLE	3LE *				
0262 0263 0052	2 4200	* NXTPT	IN XN, PA2	. *	* BRING IN THE NEW SAMPLE XN	PLE XN *				
0265 0053	3 703B 1 7177		LARK ARO, XNMS9 LARK ARI, HS9		* ARO POINTS TO THE INPUT SEQUENCE * ARI POINTS TO THE IMPULSE RESPONSE	PUT SEQUENCE *				
0268 0055	7F89		ZAC							
0270 0056 0271 0057	6A91 7 6D90	•	LT *-, ARI MPY *-, ARO	6	٠					
0273 0058 0274 0059	6B81 6D90	4001	LTD *, ARI MPY *-, ARO	•						
0276 005A 0276 005A 005B	1 F400 3 0058		BANZ LOOP							
0278 005C	7F8F		APAC	*	* ACCUMULATE LAST MULTIPLY	PLY *				
0280 005D	597A		SACH YN, 1							

APPENDIX C FOURTH-ORDER LOWPASS IIR FILTERS



R PC2.1 84.107 20:44:36 08-29-85 PAGE 0002	***************************************																ITIALLY * EMORY *	* 0.4396070 *	* MAGE 0 - AHE 918221 - 0 * *	IMPLEMENTED WI	* 0.3859772 *	* -0.2675277 *	* 0.1873279 *	* 0.4775291 *	* 0,3359135 * * 0,1871291 *		* SAMPLING RATE OF 10 KHZ *		* CONTENT OF ONE IS 1 *
32010 FAMILY MACRO ASSEMBLER	*******	'IIR4DIR'	2 2	ı m. ≠r	u	1 Q N	- 00	6	01.	112	14	15	17			ART	COEFFICIENTS ARE INITIALLY STORED IN PROGRAM MEMORY	A >3845		3363< V	73167				A >2AFF		499	0 ×	LACK 1 SACL ONE
LY MAC	****	TOI		000		202	202	600	000	EQU 12	EQU		EQU 17	AORG 0		B START	EFFICIE	DATA		DATA	40.40	DATA	DATA	DATA	DATA		DATA	T LDPK	LAC
10 FAMI	. :	* 8	DNM1	DNM3		¥2 ¥		# 0g		18.8 18.4		_	XX		•		* * S.1	* ਹੈ		* CA2	* 5		CB0				SWB.	START	•
IIR4DIR 320.	0058 0059	0060 0061	0063 0001			0068 0005 0069 0006		0072 0073 0009	000A 075	0076 000C 0077 000D			0082 0011	0000		0087 0000 F900 0001 000D	6800 6800	0091 0092 0002 3845		0094 0095 0003 E9EE 0096	00097	0000	9000	0102 0007 2802	6000	4 000	0107 000B 000A 0108 000C 01F3	0109 0110 000D 6E00	0111 0112 000E 7E01 0113 000F 5012
20:44:36 08-29-85 I PAGE 0001	*********	~	31			BAND 2	2.75000	0.00000	0.06000	-25,17089				0	()									***********	DATA MEMORY	(WORDS)		07)
PC2.1 84.107 20:4	***************************************	POURTH-ORDER IIR ELLIPTIC LOWPASS FILTER	DIRECT-FORM II STRUCTURE	FILTER CHARACTERISTICS	10 KHZ	BAND 1	0.00000	1.00000	0.06000		FILTER STRUCTURE		۵ م	0-	-	Ŷ.	v z b .	-1 -1	ָ מ א	3 3	, , , , , , , , , , , , , , , , , , ,	0			Vacuation and product	(MICROSECONDS) (WORDS)		67	TALIZATION)
MACRO, ASSEMBLER PO	*************	11712 11712	DIREC	FILT	SAMPLING FREQUENCY = 10 KHZ		LOWER BAND EDGE	UPPER BAND EDGE NOMINAL GAIN	NOMINAL RIPPLE	RIPPLE IN DB	Ğ.			\\\\\\-\-\-\-\-\-\-\-\	· (=)*	-0	- v —	-	- <	-0-	· (·	-0		****	STATE MOTEURO	(MICROSECONDS)		».	EXCERDING 1/0 AND INITIALIZATION)
32010 FAMILY MACR	*********	**		. * *	* SAMPI	* * •	19MOT *	* UPPE	IIWON *	RIPPI	• •	* 1						••		• • •	. •			*	* *	CACLES	* *	* * *	* (Exclain
320																													


PAGE 0004
PAGE 0003
PAG
PAGE 0003

20:44:36 08-29-85 PAGE 0004	* (u)												
	* PINISHED FILTER * * OUTPUT THE PILTER RESPONSE y(n) * GO GET THE NEXT POINT *												
	PINISHED FILTER * OUTPUT THE PILTER RESI GO GET THE NEXT POINT												
	* PINISHED FILTER * OUTPUT THE FILT * GO GET THE NEXT												
	* PINE * OUTP * GO G												
Ţ.	4,1												r
MPY B2 LTD DNM1 MPY B1 LTD DN MPY B0	AFAC SACH YN,1 OUT YN,PA2 B WAIT	END											
* * *		ARNINGS											
0037 6801 0038 6D0A 0039 6B00 003A 6D09	003C 5910 003D 4A10 003E F900 003F 0020	0183 0184 NO ERRORS, NO WARNINGS											
0168 0169 0170 0171 0173 0174 0175	0178 0179 0179 0180 0181 0182	0184 0184 NO ERRO											
												*	
ADS * AND *		** ,		XN *		ENT TO * -1.0 * H THE * AINS *						IMPLEMENTATION OF SYSTEM ZEROES	
THIS SECTION OF CODE LOADS THE FILTER COSPECTERYS AND OTHER VALUES PROM PROGRAM MEMORY TO DATA MEMORY	S THE *		* BIO PIN GOES LOW WHEN A * NEW SAMPLE IS AVAILABLE	BRING IN THE NEW SAMPLE XN * IMPLEMENTATION OF SYSTEM POLES		THIS SECTION IS EQUIVALENT TO -1.172416 * DMM2. THE -1.0 THE FRM IS INDERNINTED WITH THE SUB DNM2,15 AND A2 CONTAINS -0.172416 = > 592E.						P SYSTE	
TION OF ER COEFF LUES FRC D DATA M	TION SET STATE OF D ZERO	ZATION C E BOARD	GOES LOW	THE NEW	* «3	TION IS 6 * DNM2 IMPLEMEN 15 AND 6 = >E9E						TATION C	* e
THIS SECTHE FILT STHER VA	THIS SECTION SETS THE INTITIAL STATE OF THE PILTER TO ZERO	NITIALI	BIO PIN GOES LOW WHEN NEW SAMPLE IS AVAILAB!	BRING IN	d(n-1) * a	THIS SEC-1.17241 TERM IS SUB DNM2						MPLEMEN	d(n-3) *
****	***	** 4	* *	* *	*	****						*	•
LARK ARO,CLOCK LARK ARI,10 LACK SMP LARP ARO THELR *-,ARI SUB ONE BANZ LOAD	C C DN M D DN M M M M M M M M M M M M M M M	OUT MODE, PAO	BIOZ NXTPT B WAIT	IN XN, PA2	LT DNM1 MPY Al	LTA DNM2 MPY A2 SUB DNM2,15	LTA DNM3 MPY A3	LTA DNM4 MPY A4	t)	SACH DN,1		4	LTD DNM3 MPY B3
	ZAC SACL SACL SACL SACL SACL SACL				LT DNM MPY Al	LTA MPY SUB	LTA	LTA	APAC	SAC	ZAC	MPY	LTD
* * * * * * * * * * * * * * * * * * *	* **		. WAIT	1 NXTPT	* .	* * * *	m r-	4 0	* *				* m U
0010 700F 0011 710A 0012 750C 0013 6880 0014 6791 0015 1012	0018 7F89 0019 5000 001A 5001 001B 5002 001C 5003	001E 480E 001F 490F	0020 F600 0021 0024 0022 F900 0023 0020	0024 4211 0025 2F11		0028 6C02 0029 6D06 002A 1F02	002B 6C03 002C 6D07	002D 6C04 002E 6D08	002F 7F8F	0030 2800	0031 7F89	0032 6D0D	0033 6803 0034 6D0C
	, 000000	00 0	9999	2 2	22	888	88	88	00	8	8	8	0164 00 0165 00 0166

	************	计记录分数 化拉拉拉拉拉拉拉拉拉拉拉拉拉拉拉拉拉拉拉拉拉拉拉拉拉拉拉拉拉拉拉拉拉拉拉拉	***********	8500	0003	DIN	800 3		
	PC PC	FOURTH-ORDER IIR	α g	0059 0060 0061	0004	DINM1 DINM2	80U 4 80U 5		
	(ASC)	CASCADE STRUCTURE WITH	H. SNOTEOGOGI	0062	0000	B01 B11	800 6 800 7		
	PILTE	FILTER CHARACTERISTICS	S.	9900	6000	: T	6 no3		
SAMI	SAMPLING PREDUENCY = 10 KHZ	10 KHZ		0067	000A	A21	£00 10		
		BAND 1	BAND 2	0069	000B 000C	B02 B12	EQU 11 EQU 12		
LOWE	COWER BAND EDGE	0,0000	2,75000	0071	0000	B22 *	EQU 13		
NOM	UPPER BAND EDGE NOMINAL GAIN	1.00000	5.00000	0073	000E	A12 A22	EQU 14 EQU 15		
MAX	NOMINAL RIFFLE MAXIMUM RIPPLE RIPPLE IN DB	0.05617	0.05514	0076	0010	MODE	EQU 16		
		FILTER STRUCTURE		0078 0079 0080	0012 0013 0014	one SNR	EQU 18 EQU 19 EQU 20		
				0081	9		AORG 0		
	01 y	y (n)	02	0083	0064 0		R STABT		
-0<0	0<	0<	^0		1 000E				
-	a v z b 11 11 11 11 11 11 11 11 11 11 11 11 1	17 - Z	z b , y(!!)	0086 0086 0087		* COEF	COEFFICIENTS ARE INITIALLY STORED IN PROGRAM MEMORY	VITIALLY * 4EMORY *	
· — ‹ -	a -1 -1 - 2 - 1 - 2 - 2 - 2 - 2 - 2 - 2 -	· · · · ·	-1. 			CB01 CB11	DATA >1F05	* * -	
- 6		-	77		4 IEFD	CB21	DATA > 1EPD	* 0.242117 *	
***	电影 化电影 电电影 电电影 电电影 电电影 电电影 电电影 电影 电电影 医生物 医生物 医生物 医生物 医生物 医生物 医生物 医生物 医生物 医生物			0093 0005 0094 0006	5 394D 6 D889	CA11 CA21	DATA >394D DATA >D889	* 0.447687 * -0.308310 *	
	EXECUTION TIME (MICROSECONDS)	PROGRAM MEMORY (WORDS)	DATA MEMORY	0096 0007 0097 0008 0098 0009	7 62F1 8 26DB 9 62ED	CB02 CB12 CB22	DATA >62F1 DATA >26DB DATA >62ED	* 0.772990 * * 0.303581 * * 0.772887 *	
27	5.4	27	18	0101 000B	A FEF7 B 90EE	CA12 CA22	DATA >FEF7 DATA >90EE	* -0.008080 * * -0.867723 *	
FXCLUDI	(EXCLUDING 1/0 AND INITIBELIZATION)	NOTE AND LESS		0103 0103 0104 0105	C 000A D 01F3	GE S	DATA >000A DATA 499	* SAMPLING RATE OF 10 KHZ	oF 10 KHZ *
******	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			0106 000E	E 6E00	START	LDPK 0		
	'IIR4CAS'			0108 000F 0109 0010	F 7E01 0 5014		LACK 1 SACL ONE	* CONTENT OF ONE IS 1	IS 1 *
DZNM1 EQU				0111 0011	1 7011		LARK ARO, CLOCK	* THIS SECTION OF CODE LOADS	CODE LOADS *

32010 FAMILY MACRO ASSEMBLER PC2.1 84.107 20:43:59 08-29-85 IIR4CAS 32010 FAMILY MACRO ASSEMBLER PC2.1 84.107 20:43:59.	0	5	200
PC2.1 84.107 20:43:59 08-29-85 IIR4CAS PAGE 0003		60:64:07	2
PC2.1 84.107 20:43:59 08-29-85 IIR4CAS PAGE 0003	Tot 194 1 COG	101:40 1:703	
PC2.1 84.107 20:43:59 08-29-85 PAGE 0003	32010 PARTLY MACED ASSEMBLED	CONTROL OF COMPANY OF COMPANY	
32010 FAMILY MACRO ASSEMBLER PC2.1 84.107 20:43:59 08-29-85	IIR4CAS		
32010 FAMILY MACRO ASSEMBLER PC2.1 84.107 20:43:59 PA	08-29-85	0000	2000
32010 FAMILY MACRO ASSEMBLER PC2.1 84.107	20:43:59	40	2
32010 FAMILY MACRO ASSEMBLER	PC2.1 84.107		
32010	FAMILY MACRO ASSEMBLER		

52							
20:43:59 08-29-85 PAGE 0004		CASCADE SECTION *	R RESPONSE y(n) *				
PC2.1 84.107		* FINISHED SECOND CASCADE SECTION * AND FILTER	- OUTFUL THE FILTER RESPONSE y(n)				
32010 FAMILY MACRO ASSEMBLER * ZAC	MPY 822 LTD D2NM1 MPY 812 LTD D2N	SACH YN, 1		GND			
is 003 A 7	0170 0037 1003 0171 0038 600 0173 0037 6801 0175 0038 6800 0176 0038 6800 0177 0038 6800	0179 0040 7F8F ** 0180 0181 0041 5912 ** 0182 0183 ** 0183 0183 ** 0184 0185 0185 0185 0185 0185 0185 0185 0185	0185 0043 F900 0186 0043 F900 0187 0022	0188 NO ERRORS, NO WARNINGS			
** FCZ.1 84.107	* THIS SECTION SETS THE * * INITIAL STATE OF THE * * FILTER TO ZERO	* INITIALIZATION OF ANALOG * * INTERFACE BOARD	* BIO PIN GOES LOW WHEN A * * NEW SAMPLE IS AVAILABLE *	* BRING IN THE NEW SAMPLE XN * * START FIRST CASCADE SECTION *	* d (n-1) * a *		* FINISHED FIRST CASCADE SECTION * * START SECOND CASCADE SECTION * * d (n-1) * a * *
880 LOAD LARP ARO ***	SUB ONE BANZ LOAD ZAC SACL DZNM1 SACL DZNM2 SACL DZNM2	SACE DINMI SACE DINM2 OUT MODE, PAO OUT CLOCK, PAI	BIOZ NXTPT B WAIT	IN XN, PA2 LAC XN, 15	LT DINMI MPY AII LTA DINM2 MPY A21	SACH DIN,1 ZAC MPY B21 LTD DINM1	MPY B11 LTD D1N MPY B01 LTA D2NM1 MPY A12 LTA D2NM2 MPY A22 APAC
2010 FAMIL 80 LOAD 91	114 000 114 889 000 03 03		00 WAIT 26 00 22	13 NXTPT 13 * .	\$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$	* * * *	77
0114 0014 688 0115 0015 679	16 0016 1014 17 0017 F400 0018 0014 19 0019 7F89 10 0018 5000 11 0018 5001 13 0010 5003	0124 001E 5004 0125 001F 5005 0126 0127 0020 4810 0128 0021 4911 0129	0130 0022 F600 0023 0026 0131 0024 F900 0025 0022	0026	17 0028 6A04 18 0029 6D09 10 002A 6C05 11 002B 6D0A 13 002C 7F8F	002D 002E 002F	0153 0031 6007 0153 0015 0015 0015 0015 0015 0015 0015



• .

LER PC2.1 84.107 20:45:18 08-29-85 PAGE 0004			* PINISHED FIRST PARALLEL SECTION *	* START SECOND PARALLEL SECTION *	* * (2-5) * *	2 2 22			•					* FINISHED SECOND PARALLEL SECTION * * AND FINISHED FILTER	* OUTPUT THE FILTER RESPONSE y(n) *	* GO GET THE NEXT POINT *									
32010 FAMILY MACRO ASSEMBLER	MPY G01	APAC	SACH PI,1	LAC XN,15	LT D2NM2	LTD D2NM1	APAC	SACH D2N,1	LAC P1,15	MPY G12	LTD D2N MPY G02	LTA C	APAC	SACH YN, 1	OUT YN, PA2	B WAIT	END								
IIR4PAR 32010 FAMI	0168 0030 6D06 0169	0031	0172 0032 5914	0174 0033 2F12	0176 0034 6A02	0036	0038	0184 0039 5900	0186 003A 2F14	0188 003B 6D0B	0190 003C 6B00 0191 003D 6D0A	0192 003E 6C0E	0195 0035 0512 0195 0040 7F8F	0197 * 0198 0041 5911 * 0199	0200 0201 0042 4A11	0202 0203 0043 F900 0044 0021	0204 * 0205 *** Carrier	NO ENGUES, NO WANTERS							
A PC2.1 84.107 20:45:18 08-29-85 PAGE 0003	* -0.008080 * * -0.867723 *	* 0.699476 *		* SAMPLING RATE OF 10 KHZ *		* CONTENT OF ONE IS 1 *	* THIS SECTION OF CODE LOADS * * THE FILTER COEFFICIENTS AND * * OTHER VALUES PROM PROCESM *	* MEMORY TO DATA MEMORY *			* THIS SECTION SETS THE *	tries of teach		* INITIALIZATION OF ANALOG * * INTERFACE BOARD	* BIO PIN GOES LOW WHEN A *	* NEW SAMPLE IS AVAILABLE *	* BRING IN THE NEW SAMPLE XN *	* START FIRST PARALLEL SECTION *	* d (n-2) * a *						
MILY MACRO ASSEMBLER	2 DATA >PEF7 2 DATA >90EE	DATA >5988	AT.	DATA >01F3	RT LDPK 0	LACK 1 SACE ONE	LARK ARO, CLOCK LARK ARI, 10		SUB ONE		ZAC SACL D2N	ACL DENME	SACL DINMI SACL DINMI	OUT MODE, PAG	r BIOZ NXTPT	8 WAIT	T IN XN, PA2	LAC XN, 15	LT DINM2 MPY A21	LTD DINMI MPY All	APAC	SACH DIN,1	2AC	MPY G11	LTD DIN
32010 FAMILY	18 FEF7 CA12	A 5988 CC	₹000	C 01F3 SMP	ID 6E00 START	E 7E01	0 7010 1 710A				9 7889			# 480F 10 4910		3 F900 4 0021	5 4212 NXTPT	6 2F12	7 6A05 8 6D09	9 6804 A 6D08	B 7F8F	.c 5903	D 7F89	E 6D07	F 6803
LIR4PAR	0114 0008 0115 0009	7 000A		0000	2 000D	0124 000E 0125 000F	0010				5 0018			0142 0143 001F 0144 0020		0147 0023 0024	9 0025	0026	0153 0027 0154 0028 0155	6 0029 7 002A	9 002B	1 002C	3 002D	5 002E	0166 0167 002F

.