# Companding Routines for the TMS32010/TMS32020

APPLICATION REPORT: SPRA001

Authors: Lou Panucco and Cole Erskine Digital Signal Processing – Semiconductor Group

Digital Signal Processing Solutions 1989



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1997, Texas Instruments Incorporated

#### **TRADEMARKS**

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

#### **CONTACT INFORMATION**

US TMS320 HOTLINE (281) 274-2320

US TMS320 FAX (281) 274-2324

US TMS320 BBS (281) 274-2323

US TMS320 email dsph@ti.com

## Companding Routines for the TMS32010/TMS32020

#### **Abstract**

This report discusses companding routines. Companding is required for applications that use codec devices, such as in public and private telephone networks. With the speed and versatility of the TMS320, companding can be performed in either software or hardware. The report describes both the A-law and  $\mu$ -law software companding methods. Programs are also provided to show how the software companding can be performed using the computational power of the TMS32010 and the TMS32020. An example of the hardware companding is presented in the report, Telecommunications Interfacing to the TMS32010 (SPRA128).



### **Product Support on the World Wide Web**

Our World Wide Web site at www.ti.com contains the most up to date product information, revisions, and additions. Users registering with TI&ME can build custom information pages and receive new product updates automatically via email.

#### INTRODUCTION


In Pulse Code Modulation (PCM) systems, which are commonly used in public and private (PBX) telephone networks, samples of an analog speech waveform are encoded as binary words and transmitted serially usually at a rate of 8000 samples per second. This digitized data is communicated most efficiently if the amplitude of the waveform is compressed to logarithmic scale before transmission (reducing the number of bits required for their representation), and then expanded at the receiver.

The conversion to logarithmic scale insures that low-amplitude signals are digitized with a minimal loss of fidelity. This procedure of first compressing and then expanding the signal is known as "companding" (COMpressing and exPANDING). Figures 1(a) and 1(b) show the procedures involved in companding, typically accomplished by a hardware device called a codec or combo-codec (the combined PCM codec and filter). Since codecs are inexpensive, they have been widely used as input/output (I/O) devices for analog signals in many digital signal processing applications, such as digital telephony.

In a digital signal processing system that incorporates codecs, a reversed companding process is required as shown in Figure 1(c). The compressed PCM data is first converted to linear PCM to be processed by the digital signal processor. After the digital signal processing, the processed linear PCM is then compressed before sending it to the codec to produce an analog output signal.

The TMS320 family of digital signal processors is designed for numeric-intensive applications. Because of the processor's high speed, the companding (actually an expandand-compress procedure) described in Figure 1(c) can be performed with minimum execution time and program requirements. This allows the processor to dedicate most of its resources for real-time digital signal processing applications, such as filtering, tone generation/detection. transcoding, vocoding, and echo cancellation. Companding can be performed in software in two ways: (1) by calculating the companding algorithm in real-time, or (2) by looking up a table pregenerated using the algorithm. The lookup-table approach naturally requires more storage, but it provides faster execution than the algorithmic approach. The tradeoff must be made by the digital signal processing designer between memory and speed requirements. In addition, companding can be accomplished externally in hardware (see the application report, "Telecommunications Interfacing to the TMS32010'').3

The main portion of this report presents four TMS32010 programs that implement the standard companding algorithms. The TMS32010 is the first generation of the TMS320 family of digital signal processors. Three programs for companding, which use the TMS32020, the second-generation digital signal processor, are included in the appendix. One of these programs uses the lookup-table approach. Note that no special effort is taken to further optimize these programs for any particular application. The purpose of this report is to show how companding can be



performed by both generations of digital signal processors. Other application reports are available, which show how the companding routines can be optimized for special applications, such as Adaptive Differential Pulse Code Modulation (ADPCM)<sup>2</sup> and telecommunication interfaces<sup>3</sup> using the TMS32010, and echo cancellation<sup>4</sup> using the TMS32020.

#### COMPANDING

In any sampled data system, the analog-to-digital (A/D) conversion process introduces quantization noise. For the usual linear A/D encoding scheme, the digitized code word is a truncated binary representation of the analog sample. The effect of this truncation is most pronounced for small signals. For voice transmission, this is undesirable since most information in speech signals resides in the lower amplitudes even though speech signals typically require a wide dynamic range. This can be remedied by adjusting the size of the quantization interval so that it is proportional to the input signal level. In this case, the quantization interval is small for small amplitude signals and larger for larger signals. Consequently, lower amplitudes are represented with more quantization levels and, therefore, with greater resolution.


The resulting encoding scheme is logarithmic in nature and has the property of yielding the greatest dynamic range for a given signal-to-noise ratio and word length. Companding is defined by two international standards based on this relation — both compress the equivalent of 13 bits of dynamic range into 7. The standard employed in the United States and Japan is known as the  $\mu$ -255 law companding characteristic and is given by the equation

$$F(x) = sgn(x) \quad \frac{\ln(1 + \mu|x|)}{\ln(1 + \mu)}$$

where:

F(x) is the compressed output value x is the normalized input signal (between -1 and 1)  $\mu$  is the compression parameter (= 255 in North America) sgn(x) is the sign ( $\pm$ ) of x

The European standard is referred to as A-law companding and is defined by the equation



<sup>\*</sup> This is the bit pattern transmitted for positive input values. The left-most bit is a 0 for negative input values.

Figure 2. Companding Curve of the  $\mu$ -Law Compander (from Reference 5)

$$sgn(x) \quad \frac{A|x|}{1 + ln(A)} \text{ for } 0 \le |x| < \frac{1}{A}$$

$$F(x) = sgn(x) \quad \frac{(1 + ln A|x|)}{1 + ln(A)} \text{ for } \frac{1}{A} \le |x| \le 1$$

where:

F(x) is the compressed output value x is the normalized input signal (between -1 and 1) A is the compression parameter (= 87.6 in Europe) sgn(x) is the sign ( $\pm$ ) of x

In practice, the code word is actually inverted before transmission. Low amplitude signals tend to be more numerous than large amplitude samples. Consequently, inverting the bits increases the density of positive pulses on the transmission line which improves the performance of timing and clock recovery circuits.

#### μ-255 COMPANDING

Eight-bit sign-magnitude words can represent 255 different code words. This made 255 the most convenient choice for the  $\mu$ -law companding parameter. This companding characteristic exhibits the valuable property of being closely approximated by a set of eight straight-line segments, as shown in Figure 2.5 This figure illustrates how the input sample values of successively larger intervals are compressed into intervals of uniform size. The slope of each segment is exactly one-half that of the preceding one. The step size between adjacent code words is doubled in each succeeding segment. This property allows the conversion to and from a linear format to be done very efficiently.

#### TMS32010 Algorithm

Uniformly quantized 14-bit sign-magnitude numbers are compressed into 8-bit signed  $\mu$ -255 code words by the

program 'MULAWCMP' and expanded to their original amplitude by the program 'MULAWEXP', both listed and flowcharted in the Program Listings section. The code word Y, 'formed by MULAWCMP, has the format Y = PSSSOOOO composed of:

Polarity bit: P

3-bit segment number: SSS

4-bit quantization bin number: QQQQ

The encoding algorithm is best understood by examining the segment endpoints of Table 1, which begin with the values 31, 95, 223,..., 4063.

Note that

$$31 = 26 - 33 
95 = 27 - 33 
223 = 28 - 33 
.$$

$$4063 = 2^{12} - 33$$

so that if 33 is added to each value in the table, the end points become powers of two.

This means that the segment number corresponding to a number N (which is to be encoded) can be determined by finding the most significant '1' bit in the binary representation of N+33. Furthermore, as Table 2 indicates, the following four bits make up the quantization bin number. The remaining bits are discarded.

On expansion, these lost bits are assumed to have been the median of the possible numbers which these lost bits could have represented — a one followed by zeroes (see Table 3). This rounding limits the loss in accuracy.

Table 1. Encoding/Decoding Table for  $\mu$ -255 PCM\* (Courtesy of John Wiley & Sons, see Reference 6)

Input	Step	Segment	Quantization	Code	Decoder
Amplitude Range	Size	Code S	Code Q	Value	Amplitude
0-1	1		0000	0	0
1-3	•		0001	1	2
3-5	2	000	0010	2	4
				-	
29-31			1111	15	30
31-35			0000	16	33
					•
•	4	001			
				•	•*
91-95			1111	31	93
95-103			0000	32	99
•	_		•		•
•	8	010	•	•	•
				•	•
215-223 223-239			1111 0000	47 48	219
					231
•	16	011	•	•	•
•	10	011	•	•	•
463-479			1111	63	471
479-511			0000	64	495
	32	100			
959-991			1111	79	975
991-1055			0000	80	1023
			•		
•	64	101			
•					
1951-2015			1111	95	1983
2015-2143			0000	96	2079
•			•		
•	128	110	•		•
3935-4063 4063-4319			1111	111	3999
			0000	112	4191
•	256	111	•		•
•	250	111	•	•	•
7903-8159			1111	127	8031

<sup>\*</sup> This table displays magnitude encoding only. Polarity bits are assigned as "0" for positive and "1" for negative. In transmission, all bits are inverted.

Table 2. μ-255 Binary Encoding Table\*

				Bia	bese	Input	Valu	168					Compressed Code Word
Bit: 12	11	10	9	8	7	6	5	4	3	2	1	0	Bit: 6 5 4 3 2 1 0
0	0	0	0	0	0	0	1	Qз	Q2	Q <sub>1</sub>	σo	x	0 0 0 03 02 01 00
0	0	0	0	0	0	1	$\sigma_3$	$Q_2$	01	Q <sub>0</sub>	x	x	0 0 1 03 02 01 00
0	0	0	0	0	1	Qз	$Q_2$	$Q_1$	QΟ	x	x	×	0 1 0 03 02 01 00
0	0	0	0	1	Qз	$a_2$	$Q_1$	QΟ	x	x	x	x	0 1 1 03 02 01 00
0	0	0	1	Qз	$\mathbf{q}_2$	$Q_1$	$\sigma_0$	x	x	x	x	×	1 0 0 03 02 01 00
0	0	1	$q_3$	$Q_2$	$Q_1$	$a_0$	×	x	x	x	X,	x	1 0 1 03 02 01 00
0	1		Q2								×		1 1 0 Q3 Q2 Q1 Q0
1	$\alpha_3$	$\mathbf{q}_2$	$Q_1$	$a_0$	×	×	×	x	x	×	x	x	1 1 1 03 02 01 00

<sup>\*</sup>The polarity is not shown in this table. NOTE: The leading bit is the sign bit.

**EXAMPLES:** 

Table 3. u-255 Binary Decoding Table\*

		Com	pres	sed C	ode	Word	l						Bias	sed C	utpu	t Val	ues				
Bit:	6	5	4	3	2	1	0	Bit:	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	QЗ	02	Q <sub>1</sub>	αo		0	0	0	0	0	0	0	1	QЗ	Q2	Q <sub>1</sub>	αo	1
	0	0	1	$\sigma_3$	$\mathbf{q}_{2}$	$Q_1$	$a_0$	İ	0	0	0	0	0	0	1	$\alpha_3$	$\mathbf{q}_{2}$	$Q_1$	$\sigma_0$	1	0
	0	1	0	QЗ	$Q_2$	$Q_1$	$\alpha_0$		0	0	0	0	0	1	$\sigma_3$	$Q_2$	$Q_1$	$\sigma_0$	1	0	0
	0	1	1	QЗ	Q2	Q1	QΟ		0	0	0	0	1	QЗ	$Q_2$	Q1	QΟ	1	0	0	0
	1	0	0	QЗ	$\mathbf{q}_{2}$	$q_1$	$a_0$		0	0	0	1	QЗ	$Q_2$	$\mathbf{Q}_{1}$	$\sigma_0$	1	0	0	0	0
	1	0	1	QЗ	$a_2$	$Q_1$	$\sigma_0$	1	0	0	1	QЗ	$\mathbf{q_2}$	$Q_1$	QΟ	1	0	0	0	0	0
	1	1	0	$\sigma_3$	$\mathbf{q}_{2}$	$\mathbf{q}_1$	$a_0$		0	1	QЗ	$\mathbf{q}_2$	$Q_1$	σo	1	0	0	0	0	0	0
	1	1	1	Qз	$a_2$	$Q_1$	$a_0$		1	$q_3$	$Q_2$	$Q_1$	$a_0$	1	0	0	0	0	0	0	0

<sup>\*</sup>The polarity is not shown in this table. NOTE: The leading bit is the sign bit.

**EXAMPLES:** 

(1) 
$$3C_{16} = (0)011 \ 1100_2 \rightarrow (0)0 \ 0001 \ 1100 \ 1000_2 = +01C8_{16} = +456_{10}$$

REMOVE BIAS

REMOVE BIAS

-2496\_10 +33\_{10} = +423\_{10}

-2496\_10 +33\_{10} = -2463\_{10}

#### Performance

Analysis of the PCM u-255 companding system of Figure 1 shows that the approximated digital values approach the original inputs closely, with a signal-to-quantization noise ratio of 39.3 dB for a full-range sinusoid.6 In general, voice signals have smaller quantization errors but lower signal

power, so  $\mu$ -255 performance in voice transmission is approximately the same. The signal-to-quantization noise ratio for  $\mu$ -255 law encoding is given in Figure 3 for sinusoid inputs. The algorithm space and time requirements are given in Table 4.

<sup>(1)</sup>  $+865_{10} = \frac{BIAS}{BIAS} + 865_{10} + 33_{10} = +898_{10} = +382_{16} = (0)0\ 0011\ 1000\ 0010_2 \rightarrow (0)100\ 1100_2$ (2)  $-2513_{10} = -2513_{10} -33_{10} = -2546_{10} = -9F2_{16} = (1)0\ 1001\ 1111\ 1111\ 10010_2 \rightarrow (1)110\ 0011_2$ 




Figure 3. Signal-to-Quantizing Noise of  $\mu$ -Law Coding with Sinewave Inputs (Courtesy of John Wiley & Sons, see Reference 6)

Table 4. Summary of μ-Law Program Space and Time Requirements

Function	Word Men		Program Cy	cles	Time Required †
	Program	Data	Initialization	Loop <sup>‡</sup>	μ <b>se</b> c
Compress	105	13	17	40	8.0
Expand	46	8	6	23	4.6

<sup>†</sup> Assuming initialization

<sup>‡</sup>Worst case


#### A-LAW COMPANDING

The companding characteristic recommended by CCITT and adopted in Europe is the 'A-law' standard. Not only can this characteristic be approximated with linear segments, as with the  $\mu$ -law approximation, but a portion of the rule is linear by definition.

The A-law programs 'ALAWCOMP' and 'ALAWEXP' are listed and flowcharted in the Program Listings section. They differ from the  $\mu$ -law routines in the

handling of the first segment. This segment is defined to be exactly linear for the A-law. Also, biasing is not required before conversion. The inputs should be scaled to a maximum value of 4096 for representation, as opposed to 8158 for the  $\mu$ -law case. Since this allows for a minimum step less refined than the  $\mu$ -law, the A-law characteristic provides less fidelity for small signals but is superior in terms of dynamic range.

Figures 4 and 5 and Tables 5, 6, and 7 presented below are analogous to those given above for  $\mu$ -law.



For positive input values. The left-most bit is a 0 for negative input values. Even bits (beginning with 1 at the left) are inverted before transmission.

Figure 4. Companding Curve of the A-Law Compander (from Reference 5)

Table 5. Segmented A-Law Encoding/Decoding Table (Courtesy of John Wiley & Sons, see Reference 6)

input Amplitude Range	Step Size	Segment Code S	Quantization Code Q	Code Value	Decoder Amplitude
0-2			0000	0	1
2-4		000	0001	1	3
		*			
30-32	2		1111	15	31
32-34	2		0000	16	33
•					
		001			
•			•		•
62-64		_	1111	31	63
64-68			0000	32	66
			•	•	•
	4	010	•	•	•
				•	•
124-128			1111	47	126
128-136			0000	48	132
•				•	•
•	8	011	•	•	•
•			•	•	•
248-256			1111	63	252
256-272			0000	64	264
•	,		•	•	•
•	16	100	•	•	•
496-512			1111	79	504
512-544			0000	80	528
•	32	101	•	•	•
•	32	101	•	•	•
			1111	95	1008
992-1024 1024-1088			0000	96	1008
•	64	110	•	•	•
•	04	110	•		•
1984-2048			1111	111	2016
2048-2176			0000	112	2112
•	128	111	•	•	•
•	120		•	•	•
3968-4096			1111	127	4032

Table 6. A-Law Binary Encoding Table\*

				le	put	Value	<b>18</b>							Com	pres	ed C	ode	Word	
Bit: 11	10	9	8	7	6	5	4	3	2	1	0	Bit:	6	5	4	3	2	1	0
0	0	0	0	0	0	0	QЗ	Q2	Q <sub>1</sub>	ď	×		0	0	0	Q3	02	Q <sub>1</sub>	Q <sub>0</sub>
0	0	0	0	0	0	1	Q3	$\mathbf{q_2}$	Q1	Q <sub>O</sub>	x	- 1	0	0	1	Qз	$\mathbf{q_2}$	Q <sub>1</sub>	Q <sub>0</sub>
0	0	0	0	0	1	ОЗ	$\mathbf{q_2}$	$Q_1$	Q0	x	x	- 1	0	1	0	Q3	$\mathbf{q_2}$	$Q_1$	Q <sub>0</sub>
0	0	0	0	1	QЗ	Q2	Q1	QΟ	x	x	x	- 1	0	1	1	QЗ	$Q_2$	Q1	Q <sub>0</sub>
0	0	0	1	QЗ	$\mathbf{q_2}$	$Q_1$	QΟ	×	×	x	×		1	0	0	QЗ	$\mathbf{q_2}$	$Q_1$	Q <sub>0</sub>
0	0	1	Qз	$\mathbf{q_2}$	$Q_1$	QΟ	x	x	×	x	x	ŀ	1	0	1	Qз	$Q_2$	$Q_1$	Qο
0	1	$\sigma_3$	$\mathbf{q_2}$	$Q_1$	$\sigma_0$	x	x	x	×	x	x		1	1	0	Qз	$Q_2$	$\mathbf{q}_1$	$\mathbf{q}_{0}$
1	QЗ	$\mathbf{q_2}$	$Q_1$	QΟ	x	×	x	×	×	x	x	ı	1	1	1	Q3	$Q_2$	Q <sub>1</sub>	Q <sub>O</sub>

<sup>\*</sup>The polarity is not shown in this table.

Table 7. A-Law Binary Decoding Table\*

	Con	pres	sed C	ode	Word	1						O	utput	Valu	105				
Bit· 6	5	4	3	2	1	0	Bit:	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	Qз	$Q_2$	Q <sub>1</sub>	QΟ		0	0	0	0	0	0	0	Q3	Q2	Q <sub>1</sub>	Q <sub>0</sub>	1
0	0	1	QЗ	$q_2$	$Q_1$	<b>Q</b> 0.	1	0	0	0	0	0	0	1	Qз	$\overline{\mathbf{Q_2}}$	Q <sub>1</sub>	αŏ	1
0	1	0	Qз	$\mathbf{q_2}$	$Q_1$	΄α <sub>ο</sub>	1	0	0	0	0	0	1	Qз	$Q_2$	Q <sub>1</sub>	Q <sub>0</sub>	1	0
0	1	1	Qз	$Q_2$	$Q_1$	QΟ	1	0	.0	0	0	1	$q_3$	$Q_2$	Q <sub>1</sub>	Q <sub>0</sub>	1	0	0
1	0	0	Qз	$Q_2$	$Q_1$	QΟ	1	0	0	0	1	$Q_3$	$Q_2$	Q <sub>1</sub>	Q <sub>0</sub>	1	0	0	0
1	0	1	Qз	$Q_2$	$Q_1$	QΟ	1	0	0	1	$Q_3$	_	$\overline{\mathbf{Q}_1}$	-	1	0	0	0	0
1	1	0	QЗ	Q2	Q1	00		0	1	QЗ	Q2	_	αo	-	0	0	0	0	0
1	1	1	$q_3$	$\mathbf{q}_2$	$Q_1$	QΟ		1	Q3	Q2	Q <sub>1</sub>	Q <sub>O</sub>	1	0	0	0	0	0	0

<sup>\*</sup>The polarity is not shown in this table. NOTE: The leading bit is the sign bit.

**EXAMPLES:** 

NOTE: The leading bit is the sign bit.

EXAMPLES:

<sup>(1)</sup>  $+3221_{10} = +C95_{16} = (0) 1100 1001 0101_2 \rightarrow (0) 111 1001_2$ 

<sup>(2)</sup>  $-199_{10} = -C7_{16} = (1)\ 0000\ 1100\ 0111_2 \rightarrow (1)\ 011\ 1000_2$ 

<sup>(1) (0) 001 1101&</sup>lt;sub>2</sub>  $\rightarrow$  (0) 0000 0011 1011<sub>2</sub> = +3B<sub>16</sub> = +59<sub>10</sub>

<sup>(2) (1) 110 0100</sup> $^{-}$  (1) 0101 0010 0000 $^{-}$  -520 $^{+}$  -520 $^{+}$  = -1312 $^{+}$ 0




Figure 5. Signal-to-Quantizing Noise of A-Law PCM Coding with Sinewave Inputs (Courtesy of John Wiley & Sons, see Reference 6)

Table 8. Summary of A-Law Program Space and Time Requirements

Function	Word Mem		Program Cy	cles	Time Required <sup>†</sup>
	Program	Data	Initialization	Loop <sup>‡</sup>	μ <b>80</b> C
Compress	97	11	14	36	7.2
Expand	48	7	4	25	5.0

<sup>&</sup>lt;sup>†</sup> Assuming initialization

#### SUMMARY

The programs, listed in the next section, have been designed to reduce both memory space used and "loop time," i.e., that time required to complete the calculations after initializations have been made. Of course, other space/time tradeoffs are possible. Dedicated to companding, the TMS32010 can compress 125,000 or expand 200,000 words in a second using these routines. This speed and the versatility of the TMS32010 allow one device to compand a PCM data stream while simultaneously performing related functions such as filtering, vocoding, and tone generation/recognition.

#### PROGRAM LISTINGS

The following TMS32010 program flowcharts and assembly language routines are listed below:

'MULAWCMP': μ-LAW COMPRESSION
'MULAWEXP': μ-LAW EXPANSION
'ALAWCOMP': A-LAW COMPRESSION
'ALAWEXP': A-LAW EXPANSION

<sup>‡</sup> Worst case




Figure 6. µ-Law Compression

```
0001
                        IDT
                                'MULAWCMP'
                 +++
0002
0003
                        'MULAWCMP' PERFORMS A MU-255 COMPRESSION. THE
                        14-BIT SIGN-MAGNITUDE INPUT X,
0004
0005
0006
                        X = P X12 X11 ... X2 X1 X0
0007
8000
                        IS ENCODED AS AN 8-BIT SIGN-MAGNITUDE NUMBER Y.
0009
                        Y = P S2 S1 S0 Q3 Q2 Q1 Q0 consisting of
0010
0011
0012
                       POLARITY BIT: P.
0013
                        3-BIT SEGMENT NUMBER: S = S2 S1 S0
0014
                        4-BIT OUANTIZATION BIN NUMBER: O = O3 O2 O1 O0
0015
                 *
0016
                       Y IS INVERTED BEFORE TRANSMISSION.
0017
                        PORT 0 IS USED FOR I/O.
0018
                      WORST-CASE TIMING IN CYCLES: 17 INIT / 40 LOOP
0019
                 *
0020
                        SPACE REQUIREMENTS IN WORDS: 13 DATA / 105 PROGRAM
0021
0022
                        CONSTANTS:
0023
0024
0025
           0001
                ONE
                        EOU
                                        = 1
                                1
                                2
0026
          0002
                BIT4
                        EOU
                                        =>0010 (ONE IN BIT 4)
                                3
                                        =>2000 (ONE IN BIT 13)
0027
          0003
                BIT13
                        EOU
                BITI3 EQU 3
MASK13 EQU 4
MASK8 EQU 5
MASK4 EQU 6
MASK2 EQU 7
BIAS EQU 8
                                        =>1FFF (13 ONES)
0028
          0004
                                                (8 ONES)
0029
          0005
                                        =>00FF
                                6
0030
          0006
                                       =>000F
                                                 (4 ONES)
0031
          0007
                                7
                                        =>0003
                                                (2 ONES)
                                        = 33
0032
           8000
0033
0034
                 *
0035
                        VARIABLES:
0036
0037
          0009
                Х
                        EOU
                                9
                                        DATA INPUT (14 BITS)
0038
           000A
                Y
                        EOU
                                10
                                        ENCODED DATA OUTPUT (8 BITS)
                                        POLARITY OF DATA (0 FOR POS)
                                11
0039
           000B
                Р
                        EOU
0040
           000C
                S
                        EQU
                                12
                                        3-BIT SEGMENT NUMBER
0041
                                13
           000D Q
                        EOU
                                        4-BIT OUANTIZATION BIN NUMBER
0042
0043 0000
                        AORG
                                0
0044
0045 0000 7E01
                 INIT
                        LACK
                                1
0046 0001 5001
                        SACL
                                ONE
0047 0002 2401
                        LAC
                                ONE.4
0048 0003 5002
                        SACL
                                BIT4
0049 0004 2D01
                        LAC
                                ONE, 13
0050 0005 5003
                       SACL
                                BIT13
0051 0006 1001
                       SUB
                                ONE
0052 0007 5004
                       SACL
                                MASK13
0053 0008 7EFF
                       LACK
                                >00FF
0054 0009 5005
                       SACL
                                MASK8
```

0055 000A 7E0F 0056 000B 5006 0057 000C 7E03 0058 000D 5007 0059 000E 7E21 0060 000F 5008	*	LACK SACL LACK SACL LACK SACL	>000F MASK4 >0003 MASK2 33 BIAS		
0062	*	GET INPU	JT, SAVE	POLARITY	, AND MASK TO MAGITUDE
0064 0010 4009 0065 0011 2003 0066 0012 7909	START	IN LAC AND	X,0 BIT13 X	INPUT DA POLARITY	TA BIT MASK
0067 0013 5C0B 0068 0014 2009 0069 0015 7904		SACH LAC AND MASI	P,4 X K13	0 FOR PC	S; 2 FOR NEG.
0070 0071	* * *	BIAS MAG	GNITUDE .	AND SATUR	RATE IF OVERFLOW OCCURS
0072 0073 0016 0008		ADD	BIAS X	BIAS INF	PUT X BY 33
0074 0017 5009 0075 0018 7903 0076 0019 FF00 001A 001E		SACL AND BZ	BIT13 LMOST		OR OVERFLOW INTO P CLOW IF ZERO
0077 007 <b>8</b>	* *	SATURAT	ION: ENC	ODE LARGE	EST CODE WORD
0079 0080 001B 7E7F 0081 001C F900 001D 0063	*	LACK B	>7F SIGN	7 ONES	
0082 0083 0084	* * *		E THE TH SSED WOR		S(= S2 S1 S0) OF THE
0085 0086	* *		S = BP	- 5	
0087 0088 0089 0090 0091 0092	* * * * *	IN X. HALF OF	THE FOUR	FOLLOWIN	TION OF THE LEFTMOST '1' NG BITS ARE IN THE HIGH . THESE FOUR BITS ARE
0093 0094 0095	* * *	SEARCH	BITS X12	THRU X5.	. (SEE TABLE 1 OF TEXT.)
0096 001E 2906 0097 001F 7909 0098 0020 FF00	LMOST	LAC AND BZ	MASK4,9 X EEE		1111 0000
0021 0042 0099 0022 2B07 0100 0023 7909 0101 0024 FF00		LAC AND BZ	MASK2,1 X CC	1	1100 0000
0025 0034 0102 0026 2C01 0103 0027 7909		LAC AND	ONE,12		1000 0000

MULAWCMP	320 FAMILY MACRO ASSEMBLER	2.1 83.076	08:21:33	10/26/83

0104	0028	FF00		BZ	В			
0105 0106 0107 0108	0029 002A 002B 002C 002D			LACK SACL LAC B	7 S X,8 XDONE		1	••••
0109 0110 0111 0112	002E 002F 0030 0031 0032 0033	005F 7E06 500C 2909 F900 005F	В	LACK SACL LAC B	6 S X,9 XDONE		01	••••
0113 0114 0115	0034 0035 0036 0037	2A01 7909 FF00 003D	CC	LAC AND BZ	ONE,10 X D		0100	0000
0116 0117 0118 0119	0038 0039 003A 003B 003C	7E05 500C 2A09 F900 005F		LACK SACL LAC B	5 S X,10 XDONE		001.	••••
0120 0121 0122 0123	003D 003E 003F	7E04 500C 2B09 F900 005F	D	LACK SACL LAC B	4 S X,11 XDONE		0001	••••
0124 0125 0126	0042	2707 7909 FF00 0054	EEE	LAC AND BZ	MASK2,7 X GG		0000	1100
0127 0128 0129	0045 0046 0047 0048 0049	2801 7909 FF00 004F		LAC AND BZ	ONE,8 X F		0000	1000
0130 0131 0132 0133 0134	004A 004B 004C 004D 004E	7E03 500C 2C09 F900 005F	*	LACK SACL LAC B	3 S X,12 XDONE		0000	1
0135 0136 0137 0138 0139	004F 0050 0051 0052 0053	7E02 500C 2D09 F900 005F	* F	LACK SACL LAC B	2 S X,13 XDONE		0000	01
0140 0141 0142 0143	0054 0055 0056 0057	2601 7909 FF00 005D	* GG	LAC AND BZ	ONE,6 X H	0000	0010	
0144 0145 0146	0058 0059	7E01 500C	*	LACK SACL	1 S	0000	001.	

```
X,14
0147 005A 2E09
                        LAC
                                XDONE
0148 005B F900
                        В
      005C 005F
0149
                                         0000 \ 0001 \ (ACC = 0)
0150 005D 500C
                 н
                        SACL
                                S
                                X,15
0151 005E 2F09
                        LAC
0152
                 * REMOVE LEFTMOST '1' AND STORE Q
0153
0154
0155 005F 6202
                 XDONE SUBH
                                BIT4
0156 0060 580D
                        SACH
                                0
0157
                 * FORM 8-BIT COMPRESSED WORD FROM Q, S, AND P.
0158
0159
0160 0061 200D
                        LAC
                                         Q: BITS 0-3
                                                          QQQQ
                                                      SSSQQQQ
0161 0062 040C
                        ADD
                                S,4
                                         S: BITS 4-6
0162 0063 060B
                                                      PSSS0000
                 SIGN
                        ADD
                                P.6
                                        P: BIT 7
0163
                 * COMPLEMENT FOR TRANSMISSION AND OUTPUT
0164
 0165
 0166 0064 7805
                        XOR
                                MASK8
 0167 0065 500A
                        SACL
                                Y
                                Y,0
                                         PORT 0
 0168 0066 480A
                        OUT
 0169 0067 F900
                                FIN
                 FIN
                        В
      0068 0067
 0170
0171
                        END
NO ERRORS, NO WARNINGS
```




Figure 7. μ-Law Expansion

```
0001
                         IDT
                                  'MULAWEXP'
                 ***
0002
                 *
                         'MULAWEXP' PERFORM A MU-LAW EXPANSION. THE
0003
                          8-BIT DATA INPUT IS
0004
0005
0006
                          Y = P S2 S1 S0 Q3 Q2 Q1 Q0 WHICH CONSISTS OF
0007
                           POLARITY BIT: P
0008
                            3-BIT SEGMENT NUMBER: S = S2 S1 S0
0009
                           4-BIT OUANTIZATION NUMBER: Q = Q3 Q2 Q1 Q0
0010
0011
                         THE INPUT Y IS EXPANDED INTO A 14-BIT OUTPUT
0012
0013
                          X = P \times 12 \times 11 \times 10 \dots \times 2 \times 1 \times 0  CONSISTING OF
0014
0015
                           POLARITY BIT:P
0016
0017
                           AND A 13-BIT MAGNITUDE
0018
0019
                            (x12...x0) = (33 + 2Q) \times 2 - 33
0020
                         PORT 0 IS USED FOR I/O.
0021
                         WORST-CASE TIMING IN CYCLES: 6 INIT / 23 LOOP
0022
                         SPACE REQUIREMENTS IN WORDS: 8 DATA / 46 PROGRAM
0023
0024
0025
                  * CONSTANTS:
0026
0027
           0001
                 ONE
                         EQU
                                  1
                                            = 1
                                   2
                                           = >0080
0028
           0002
                  BIT7
                         EOU
0029
           0003
                  BIAS
                         EOU
                                   3
                                           = 33
0030
0031
                  * VARIABLES:
0032
                                           MU-LAW COMPRESSED 8-BIT DATA INPUT
0033
           0004
                  Y
                          EOU
                                            DECODED (EXPANDED) 14-BIT OUTPUT
                                   5
0034
           0005
                  Х
                          EQU
                          EOU
                                   6
                                            POLARITY OF DATA (0 FOR POS)
0035
           0006
                  Р
                                            3-BIT SEGMENT NUMBER
                  s
                          EQU
                                   7
0036
           0007
                                            VALUE TO BE SHIFTED
0037
           0008
                  SUM
                          EQU
                                   8
0038
                                   0
0039 0000
                          AORG
0040
0041 0000 7E01
                  INIT
                          LACK
                                   1
0042 0001 5001
                          SACL
                                   ONE
                          LAC
                                   ONE,7
0043 0002 2701
0044 0003 5002
                          SACL
                                   BIT7
0045 0004 7E21
                          LACK
                                   33
0046 0005 5003
                                   BIAS
                          SACL
0047
0048
                    INVERT INPUT
0049
0050 0006 4004
                  START
                          IN
                                   Y,0
0051 0007 7EFF
                          LACK
                                   >00FF
0052 0008 7804
                          XOR
                                   Y
0053 0009 5004
                                   Y
                          SACL
0054
```

NO ERRORS, NO WARNINGS

```
0055
                                      * SAVE POLARITY AND STRIP TO LOW 7 BITS
 0055 000A 7902 AND BIT7

0057 000B 5006 SACL P 0000 FOR POS; 0080 FOR NEG

0058 000C 7E7F LACK >007F

0059 000D 7904 AND Y

0060 000E 5004 SACL Y
 0061
 * SHIFT SUM BY S AND REMOVE BIAS
 0070
* ACC = MAGNITUDE, ADD POLARITY TO BIT 13
 0076
 0077 0019 0606 ADD P,6 SHIFT P TO BIT 13
0078 001A 5005 SACL X
0079 001B 4805 OUT X,0 OUTPUT RESULT TO PORT 0
0080 001C F900 FIN B FIN
             001D 001C
 0081
 0082
                 * LOAD SUM SHIFTED 0:7
 0083
 0084 001E 2008 SBASE LAC SUM, 0

        0084
        001E
        2008
        SBASE
        LAC
        SUM,0

        0085
        001F
        7F8D
        RET
        SUM,1

        0087
        0021
        7F8D
        RET
        SUM,1

        0088
        0022
        2208
        LAC
        SUM,2

        0089
        0023
        7F8D
        RET
        SUM,3

        0091
        0025
        7F8D
        RET
        SUM,4

        0093
        0027
        7F8D
        RET
        SUM,4

        0094
        0028
        2508
        LAC
        SUM,5

        0095
        0029
        7F8D
        RET

        0096
        002A
        2608
        LAC
        SUM,6

        0097
        002B
        7F8D
        RET

0093 0027 /Fob
0094 0028 2508
0095 0029 7F8D
0096 002A 2608
0097 002B 7F8D
0098 002C 2708
0099 002D 7F8D
0100 *
                                                      RET
                                                      LAC
RET
                                                                        SUM,7
 0101
                                                       END
```




Figure 8. A-Law Compression

0055 0056	000C	5006	*	SACL	MASK2			
0057 0058 0059 0060 0061	000D 000E 000F 0010	2C01 7907	* GET I	NPUT AND IN LAC AND SACH	SAVE PO X,0 ONE,12 X P,4		BIT	
0065	0011 0012 0013	7903		TO LOW LAC AND SACL	12 BITS X MASK12 X			
0068 0069 0070 0071 0072 0073			* IN X. * OF X. * THAT	TIND TESTORE STORE STORE	HE '1' TH S AND LOW AND FOUR	ROUGH A E AD X SHIFT R FOLLOWIN	BINAR TED L NG BI	F THE LEFTMOST '1' Y SEARCH OF 8 MSB'S EFT BY 16-S SO TS ARE IN THE HIGH TS 4 THRU 11.
0074 0075 0076	0014 0015 0016 0017	7907 FF00	LMOST	LAC AND BZ	MASK4,8 X EEE			
0077 0078 0079 0080		7907 FF00	*	LAC AND BZ	MASK2,10 X CC	) 1	1100	0000
0083	001C 001D 001E 001F	7907 FF00	*	LAC AND BZ	ONE,11 X B	1	1000	0000
0087 0088	0020 0021 0022 0023	7E07 500A 2907	*	LACK SACL LAC B	7 S X,9 XDONE	]	1	••••
0092 0093	0025 0026 0027 0028	7E06 500A 2A07	* B	LACK SACL LAC B	6 S X,10 XDONE	(	01	
0097	002C	7907	* CC	LAC AND BZ	ONE,9 X D	(	0010	0000
0101	002E 002F 0030	500A	*	LACK SACL LAC	5 S X,11	(	001.	••••

0103	0031 0032			В	XDONE			
0104			*					
0105	0033	7E04	D	LACK	4		0001	
0106		500A	-	SACL	s			
0107		2C07		LAC	X,12			
0108	0036			В	XDONE			
	0037	0058						
0109			*					
0110	0038	2606	EEE	LAC -	MASK2,6	;	0000	1100
0111		7907		AND	X	•		
0112	003A			BZ	GG			
0112				52	GG			
	003B	004A						
0113			*					
0114	003C	2701		LAC	ONE,7		0000	100
0115	003D	7907		AND	Х			
	003E			BZ	F			
0110	003F				-			
0117	0031	0043	*					
0117			^		•			
0118		7E03		LACK	3		0000	1
0119	0041	500A		SACL	S			
0120	0042	2D07		LAC	X,13		,	
0121	0043	F900		В	XDONE			
	0044	0058		_				
0122	0044	0030	*					
	0045	7500			2		0000	0.1
0123		7E02	F	LACK	2		0000	01
0124		500A		SACL	S			
0125	0047	2E07		LAC	X,14			
0126	0048	F900		В	XDONE			
	0049	0058						
0127	0013	0000	*					
0128	004A	2501	GG	LAC	ONE,5		0000	0010
			GG				0000	0010
0129	004B	7907		AND	X			
0130				BZ	SEGZ			
	004D	0053						
0131			*					
0132	004E	7E01		LACK	1		0000	001.
0133		500A		SACL	s			
0134	0050	2F07		LAC	X,15			
0135		F900		В	XDONE			
	0052	0058						
0136			* SEGMI	ENT 0:	SSSQQQQ	=X/2		
0137	0053	2F07	SEGZ	LAC	X,15			
0138	0054	5807		SACH	x			
	0055	2007		LAC	X			
				В				
0140	0056			ט	SIGN			
	0057	005C						
0141			*					
0142			* REMO	VE LEFTM	OST '1'	AND STORI	ΞQ	
0143	0058	6202	XDONE	SUBH	BIT4			
0144	0059	580B		SACH	Q			
0145	,		*		-			
				8-BIT C	OMDDESS	ים שרשפ בי	T D \	S, AND
0146	0053	2008	· FORM			ED WORS F		
01,47	UU5A	200B		LAC	Q	Q:BITS	J-3 <sub>.</sub>	

	005B 005C		SIGN	ADD ADD	S,4 P,7	S:BITS PSSSQQ		_sssqqqq
0150	****		*		•		-	
0151			* COM	PLEMENT	FOR TRANS	SMISSION	AND	OUTPUT
0152	005D	7804		XOR	MASK8			
0153	005E	5008		SACL	Y			
0154	005F	4808		OUT	Υ,0	PORT 0		
0155	0060	F900	FIN	В	FIN			
	0061	0060						
0156			*					
0157				END				
NO ERE	RORS.	NO WA	RNINGS					

ALAWCOMP




Figure 9. A-Law Expansion

```
0001
                        IDT
                                'ALAWEXP'
                 ***
0002
                        'ALAWEXP' PERFORM AN A-LAW EXPANSION. THE 8-BIT
                 *
0003
0004
                        DATA INPUT IS
0005
                        Y = P S2 S1 S0 Q3 Q2 Q1 Q0 WHICH CONSISTS OF
0006
0007
                          POLARITY BIT: P
8000
                          3-BIT SEGMENT NUMBER: S = S2 S1 S0
0009
0010
                          4-BIT QUANTIZATION NUMBER: Q = Q3 Q2 Q1 Q0
0011
0012
                        THE INPUT Y IS EXPANDED INTO A 13-BIT OUTPUT
0013
                        X = P \times 11 \times 10 \times 9 \dots \times 2 \times 1 \times 0 \text{ CONSISTING OF}
0014
0015
0016
                         POLARITY BIT:P
                          AND A 13-BIT MAGNITUDE (X12...X0)
0017
0018
0019
                       PORT 0 IS USED FOR I/O.
                        WORST-CASE TIMING IN CYCLES: 4 INIT / 25 LOOP
0020
                        SPACE REQUIREMENTS IN WORDS: 7 DATA / 48 LOOP
0021
0022
                 * CONSTANTS:
0023
0024
0025
          0001
                 ONE
                        EOU
                                        = 1
          0002
                 BIT7 EOU
                                2
                                        = >0080 (ONE IN BIT 7)
0026
0027
                 * VARIABLES:
0028
0029
                                         A-LAW COMPRESSED 8-BIT DATA INPUT
0030
          0003
                Y
                        EOU
                                3
                                         DECODED (EXPANDED) 13-BIT OUTPUT
0031
          0004 X
                        EOU
                                 4
0032
          0005
                 Р
                        EQU
                                 5
                                         POLARITY OF DATA (0 FOR POS)
          0006
                 S
                                        3-BIT SEGMENT NUMBER
0033
                        EOU
          0007
                 SUM
                       EOU
                                 7
                                        VALUE TO BE SHIFTED
0034
0035
0036 0000
                                0
                        AORG
0037
0038 0000 7E01
                 INIT
                       LACK
                                1
0039 0001 5001
                        SACL
                                ONE
0040 0002 2701
                        LAC
                                 ONE,7
0041 0003 5002
                                 BIT7
                        SACL
0042
                 * INVERT INPUT
0043
0044
0045 0004 4003
                 START
                                 Y.0
                        IN
0046 0005 7EFF
                        LACK
                                 >00FF
0047 0006 7803
                        XOR
                                 Y
0048 0007 5003
                                 Y
                        SACL
0049
                 * SAVE POLARITY AND STRIP TO LOW 7 BITS
0050
0051 0008 7902
                        AND
                                BIT7
                                р
                                        0000 FOR POS; 0080 FOR NEG
0052 0009 5005
                        SACL
0053 000A 7E7F
                       LACK
                                >007F
0054 000B 7903
                        AND
```

```
0055 000C 5003
                         SACL
                                 Y
0056
0057
                 * MAGNITUDE IS CORRECT. STRIP Y OF S AND Q.
                                         SHIFT S INTO HIGH HALF OF ACC
                                 Y,12
0058 000D 2C03
                         LAC
0059 000E 5806
                         SACH
                                 S
0060 000F 2006
                         LAC
                                 S
                                         CHECK FOR SEGMENT 0
0061 0010 FE00
                                 SEGNZ
                         BNZ
      0011 0016
                 * SEGMENT 0: EXPAND X TO 2*Q + 1
0062
0063 0012 2103
                         LAC
                                 Y,1
0064 0013 0001
                         ADD
                                 ONE
0065 0014 F900
                         В
                                 SIGN
      0015 001D
                 * NONZERO SEGMENT: SUM = 2*Q + 33
0066
0067 0016 7E21
                 SEGNZ
                         LACK
                                 33
0068 0017 0103
                         ADD
                                 Y,1
0069 0018 1506
                         SUB
                                 S,5
                                         REMOVE S BITS
0070 0019 5007
                                 SUM
                         SACL
0071
                 * SHIFT SUM BY S USING VARIABLE SHIFT ROUTINE AT SBASE
0072
                                 SBASE-2 OFFSET (MINUS 0 CASE)
0073 001A 7E20
                         LACK
0074 001B 0106
                         ADD
                                 S,1
                                          DOUBLE S (2 WDS/SHIFT SEGMENT)
0075 001C 7F8C
                         CALA
                                          SHIFT SUM BY S
0076
0077
                  * ACC = MAGNITUDE. ADD POLARITY TO BIT 12.
                                 P,5
                                          SHIFT P TO BIY 12
0078 001D 0505
                 SIGN
                         ADD
                                 Х
0079 001E 5004
                         SACL
0080 001F 4804
                         OUT
                                 X,0
                                         OUTPUT RESULT TO PORT 0
0081 0020 F900
                 FIN
                         R
                                 FIN
      0021 0020
0082
0083
                  * LOAD SUM SHIFTED 0:6
0084 0022 2007
                 SBASE
                         LAC
                                 SUM.0
0085 0023 7F8D
                         RET
0086 0024 2107
                         LAC
                                 SUM, 1
0087 0025 7F8D
                         RET
0088 0026 2207
                         LAC
                                 SUM, 2
0089 0027 7F8D
                         RET
0090 0028 2307
                         LAC
                                 SUM.3
0091 0029 7F8D
                         RET
0092 002A 2407
                         LAC
                                 SUM, 4
0093 002B 7F8D
                         RET
0094 002C 2507
                         LAC
                                 SUM, 5
0095 002D 7F8D
                         RET
0096 002E 2607
                                 SUM, 6
                         LAC
0097 002F 7F8D
                         RET
0098
0099
                         END
NO ERRORS, NO WARNINGS
```

Tables 9 and 10 are included to aid in verifying particular implementations of the algorithms that have been presented.

Table 9. Segmented  $\mu$ -255 Companding\* (Courtesy of John Wiley & Sons, see Reference 6)

				Segm	ent S				Quantization	
	000	001	010	011	100	101	110	111	BIN	Q
	0	31	95	223	479	991	2015	4063	0000	
	1	35	103	239	511	1055	2143	4319	0000	0
	3	39	111	255	543	1119	2271	4575	0001	1
	5	43	119	271	575	1183	2399	4831	0010	2
	7	47	127	287	607	1247	2527	5087	0011	3
	9	51	135	303	639	1311	2655	5343	0100	4
	11	55	143	319	671	1375	2783	5599	0101	5
Oversinstian	13	59	151	335	703	1439	2911	5855	0110	6
Quantization	15	63	159	351	735	1503	3039	6111	0111	7
Endpoints	17	67	167	367	767	1567	3167	6367	1000	8
ł	19	71	175	383	799	1631	3295	6623	1001	9
	21	75	183	399	831	1695	3423	6879	1010	10
	23	79	191	415	863	1759	3551	7135	1011	11
	25	83	199	431	895	1823	3679	7391	1100	12
	27	87	207	447	927	1887	3807	7647	1101	13
	29	91	215	463	959	1951	3935	7903	1110	14
	31	95	223	479	991	2015	4063	8159	1111	15

<sup>\* (1)</sup> Sample values are referenced to a full-scale value of 8159. (2) Negative samples are encoded in sign-magnitude format with a polarity bit of 1. (3) In actual transmission the codes are inverted to increase the density of 1's when low signal amplitudes are encoded. (4) Analog output samples are decoded as the center of the encoded quantization interval. (5) Quantization error is the difference between the reconstructed output value and the original input sample value.

Table 10. Segmented A-Law Companding (Courtesy of John Wiley & Sons, see Reference 6)

				Quanti	zation					
·	000	001	010	011	100	101	110	111	BIN	Q
	0	32	64	128	256	512	1024	2048	2000	_
	2	34	68	136	272	544	1088	2176	0000	0
	4	36	72	144	288	576	1152	2304	0001	1
	6	38	76	152	304	608	1216	2432	0010	2
	8	40	80	160	320	640	1280	2560	0011	3
	10	42	84	168	336	672	1344	2688	0100	4
	12	44	88	176	352	704	1408	2816	0101	5
0	14	46	92	184	368	736	1472	2944	0110	6
Quantization	16	48	96	192	384	768	1536	3072	0111	7
Endpoints	18	50	100	200	400	800	1600	3200	1000	88
	20	52	104	208	416	832	1664	3328	1001	9
	22	54	108	216	432	864	1728	3456	1010	10
	24	56	112	224	448	896	1792	3584	1011	11
	26	58	116	232	464	928	1856	3712	1100	12
	28	60	120	240	480	960	1920	3840	1101	13
	30	62	124	248	496	992	1984	3968	1110	14
	32	64	128	256	512	1024	2048	4096	1111	15

#### REFERENCES

- TCM2913, TCM2914, TCM2916, TCM2917 Combined Single-Chip PCM Codec and Filter (Data Sheet SCTS012), Texas Instruments (1983).
- J.B. Reimer, M.L. McMahan, and M. Arjmand, 32-kbit/s ADPCM with the TMS32010 (Application Report), Texas Instruments (1985).
- J. Robillard, Telcommunications Interfacing to the TMS32010 (Application Report), Texas Instruments (1985).
- D.G. Messerschmitt, D.J. Hedberg, C.R. Cole, A. Haoui, and P. Winship, Digital Voice Echo Canceller with a TMS32020 (Application Report), Texas Instruments (1985).
- 5. J.L. Fike and G.E. Friend, *Understanding Telephone Electronics*, Texas Instruments (1983).
- J.C. Bellamy, *Digital Telephony*, John Wiley & Sons (1982). (Figures and tables reprinted by permission of John Wiley & Sons.)

#### APPENDIX

#### COMPANDING ROUTINES FOR THE TMS32020

This appendix provides companding programs for the TMS32020. The basic theory and operation are similar to what is described for the TMS32010 in the major portion of this report.

Programs included in the appendix for  $\mu$ -law and A-law expansion and compression utilize the serial port of the TMS32020 for 8-bit serial I/O. The routines are interrupt-driven to allow direct interfacing to a codec, such as the Texas Instruments TCM2913 (see the data sheet for further information). The following paragraphs briefly describe each of the programs included in the appendix.

The first program reads a  $\mu$ -law value from the Data Receive Register (DRR), expands it to a 14-bit linear value, and writes it to location X. This value is then compressed back to an 8-bit  $\mu$ -law value and written to the Data Transmit Register (DXR). Since  $\mu$ -law codecs invert all bits of the 8-bit value for transmission, XORK (exclusive-OR immediate with accumulator with shift) instructions are used to perform inversion in the TMS32020 before expansion and after compression. Note also that the LACT (load accumulator with specified by T register) instruction is useful for performing the conditional shift implemented in the TMS32020 program by a computed subroutine call (CALA). The compression routine of the program assumes a left-justified 14-bit value within the accumulator. Therefore, the value stored in X is left-shifted twice before the compression routine is entered. The NORM (normalize contents of the accumulator) instruction is then used to find the MSB of the accumulator by performing an in-place accumulator left-shift if the two MSBs are the same. At the same time, the count of the left-shifts is maintained in auxiliary register 0 (AR0) and used to compute the segment number S.

The second program performs A-law expansion and compression, and is similar to the  $\mu$ -law program. For A-law transmission, however, only the even-order bits of the 8-bit value are inverted. Note that the LACT and NORM instructions are still used to compute the expanded and compressed values.

The third program is an example of a simplified solution to  $\mu$ -law expansion. The 8-bit  $\mu$ -law value is used as an index into a 256-word table of 14-bit linear values accessed by the TBLR (table write) instruction. This lookup-table approach may also be utilized for A-law expansion. While this method is obviously the fastest method of performing expansion, it is also the most inefficient in terms of program memory requirements.

NO\$IDT	3202	O FAMILY MA	CRO AS	SEMBLER	PC 1.0	85.1	57	16:02:	54 PAGE	
0001 0002 0003		*******	*****	******	PROGRA		*****	****	****	* * * * * * * *
0004 0005 0006 0007		* RECEIV * COMPRES * PROCESS	ING AN SSED B SOR ID	/COMPRES RINT IN ACK, AND LES UNTI	STRUCTI WRITTE L ANOTH	ON, D N TO ER RI	RR IS F DXR, AT NT INST	READ, F WHIC FRUCTI	EXPAI H TII ON IS	NDED, * ME THE *
0008 0009 0100		* GENERA	TED. T	HE FIRST	WORD T	RANSM	ITTED .	IS A Z	ERO.	*
0011 0012 0013	0000 0001 0004	DRR DXR IMR	EQU EQU EQU	0 1 4						
0014 0015 0016	0060 0061 0062	S BIAS X	EQU EQU EQU	96 97 98			LAW SEC	GMENT	NUMBI	ER
0017 0018 0019	0063 0064 0065	SUM SIGN NEG7	EQU EQU EQU	99 100 101		* =	>FFF9			
0020 0021 0022 000		Q BIAS2	EQU EQU AORG	102 103 0		* U-	LAW QUA	ANTIZA	TION	BIN
0023 000 000 0024 001	1 0400	RSVECT.	B AORG	INIT 26						
0025 001 0026 001	A 9800 B 2C00	EXPAND	BIT	DRR,8 DRR,12			ST DRR			
0027 001 001 0028 001	D 7F00		ANDK XORK	>7F00,4 >7F00,4			RO SIGN VERT AL		-	R MSBS
0029 002 0030 002	1 4460		SACH SUBH	S S		* ZE	RO ACCH	1		
0031 002 0032 002 0033 002 0034 002	3 CE18 4 6C63		ADD SFL SACH LT	SUM,4						
0035 002 0036 002 0037 002	6 4263 7 1061		LACT SUB BBNZ	SUM BIAS POSVAL		* P0	SITIVE	IF TO	= 1	
0038 002 0039 002 0040	A CE23	POSVAL	NEG SACL	×						
0041 002 0042 002 0043		JSTIFY *	LAC SACL	X,2 X		* LE	FT-JUST	TIFY 1	4-BI	NUMBER
	F F380 0 0040	COMPRS	ZALH BLZ	X NEGCMP		* U-	LAW CON	IPRESS	# I1	ACCH
0046 003 0047 003 0048 003	2 3065		ADDH LAR RPTK	BIAS2 ARO, NEGT	7		ALREAD	Y LEF	T-JUS	STIFIED)
0049 003 0050 003	4 CEA2		NORM ANDK	>F000,14	1		RO 2 MS	BS &	ALL L	SBS
0051 003			SACH	Q						

NO\$IDT	32020	FAMILY	MACRO AS	SEMBLER F	PC 1.0	85	.157	16:02:54 11-18-85 PAGE 0002
0052 0020	7060		SAR	ADO C				
0052 0038				ARO,S				
0053 0039			ZALH	S				
0054 003A			ABS					
0055 003B			ADD	Q,2				
0056 003C	D406		XORK	>FF00,4		*	INVERT A	LL BITS
0030	FF00							
0057 003E	FF80		В	SATCH				
003F	004E							
0058		*						
0059 0040	CE 1B	NEGCMP	ABS					
0060 0041			ADDH	BIAS2		*	(# ALREA	DY LEFT-JUSTIFIED)
0061 0042			LAR	ARO.NEG7			.,,	
0062 0043			RPTK	6		*	FIND MSB	1
0062 0043			NORM	0			1 1140 1150	•
				\E000 14			7500 2 M	SBS & ALL LSBS
0064 0045			ANDK	>F000,14	•	-	ZERU Z M	SDS & ALL LSDS
	F000			_				
0065 0047			SACH	Q				
0066 0048		-	SAR	ARO,S				
0067 0049			ZALH	S				
0068 004A	CEIB		ABS					
0069 004B	0266		ADD	Q,2				
0070 0040	D406		XORK	>7F00,4		*	INVERT A	LL BITS IN Q
004D	7F00							
0071		*					(P=0 FC	R NEGATIVE VALUES)
0072 004E	6001	SATCH	SACH	DXR.4			•	
0072 0042	000.	*	G/10/1	<i>57111</i> 7				
0074 004F	CEOO	WAIT	EINT					
0075 0050		WA	IDLE			*	WAIT FOR	PINT
0075 0030	CEII		1000				WAT 1 01	
0078								
			****	ALIZATION	DOUTT	ME		
0078			114111	AL IZA I ION	KOUTT	ME		
0079		_						
0080		•	4000	1004				
0081 0400			AORG	1024				
0082 0400		INIT	LDPK	0		-	POINI DE	TO B2 AND MMRS
0083 0401			LACK	>10				
0084 0402	6004		SACL	IMR		*		INT BUT DISABLE
0085		*					ALL OTH	
0086 0403	CEOF		FORT	1		*		RE SERIAL PORT TO
0087		*					BYTE MC	DE
0088 0404	CE03		SOVM					
0089 0405			SSXM					
0090 0406			SPM	0				
0091 0407			LACK	33				
0092 0408			SACL	BIAS				
0093 0409			LAC	BIAS,2				
0094 040A			SACL	BIAS2				
0095 040B			LALK	-7				
	FFF9		LALK	-,				
			EAC!	NEC7				
0096 0400			SACL	NEG7				
0097 040E			LACK	0			7000 400	e or nen
0098 040F			SACL	DRR .				S OF DRR
0099 0410	6001		SACL	DXR		#		FOR FIRST
0100		-		_		_		T OPERATION
0101 0411			LARP	0		*	ZERO ARF	
0102 0412			LARP	0		*	AND ARE	3
0103 0413	CEOO		EINT					

NO\$ I DT 32020 FAMILY MACRO ASSEMBLER PC 1.0 85.157 16:02:54 11-18-85 PAGE 0003

0104 0414 CE1F IDLE END NO ERRORS, NO WARNINGS

0105

\* WAIT FOR RINT

NO\$ I D	Γ	3202	O FAMILY MA	CRO AS	SEMBLER	PC 1	.0 8	5.157	16:01		11-18 <b>-85</b> 0001
0001			*******	*****					****	****	******
0002			*			PROG	RAM	2			<del>*</del>
0003			*								<b>.</b>
0004								OOPBACK F			
0005								, DRR IS			
0006								TO DXR, A			
0007								RINT INS			s *
8000				TED. T				NSMITTED			*
0009			********	*****	******	****	* * * *	*******	*****	****	******
0010			*								
0011		0000	DRR	EQU	0						
0012		1000	DXR	EQU	1						
0013		0004	IMR	EQU	4						
0014		0060	S	EQU	96			A-LAW SE	EGMENT	NUMB	ER
0015		0061	BIAS	EQU	97		*	= 33			
0016		0062	X	EQU	98						
0017		0063	SUM	EQU	99						
0018		0064	SIGN	EQU	100						
0019		0065	NEG7	EQU	101			= >FFF9			
0020		0066	Q	EQU	102		*	A-LAW Q	JANTIZ	ATION	BIN
0021		0067	ONE	EQU	103						
	0000			AORG	0						
0023	0000		RSVECT	В	INIT						
		0400									
	001A			AORG	26						
	001A		EXPAND	BIT	DRR,8		*	TEST DRE	RFOR	SIGN	
	001B			LAC	DRR,12		_			~~	<b>n</b>
0027	001C			ANDK	>7F00,4		•	ZERO SI	JN AND	OTHE	K MSBS
		7F00			. ===== .		_		· -\ <i>-</i> -\	222	D. T.C
0028	001E			XORK	>5500,4		-	INVERT E	VEN-U	RUER	8112
		5500		C 4 C 1 1	_						
	0020			SACH	S		_	7500 400	-11		
	0021			SUBH	S 400 C		-	ZERO ACC	<b>-</b> п		
	0022			LAR	ARO,S			TEST FOR	CECH	CNT N	LIMBED O
0032	0023			BANZ	SEGNZ,*	-	_	IESI FUR	C SEGII	C14 1 14	UNDER U
0022	0024	002D		ADD	ONE , 11						
	0025			SFL	ONE , I I						
	0026			BBZ	PSVAL 1						
0035		002A		002	FOVALI						
0036	0029			NEG							
	0023		PSVAL I	SACH	X.4						
	002B		FOVALI	В	JSTIFY						
0030		0037		U	001111						
0039	0020	0037	*								
	002D	7060	SEGNZ	SAR	ARO.S		*	STORE DE	CREME	NTED	S
	002E		OLGIVE	ADD	BIAS.11			orone or			_
	002F			SFL	D1110111						
	0030			SACH	SUM,4						
	0031			LT	S						
	0032			LACT	SUM						
	0033			BBZ	POSVAL						
	0034	0036									
0047	0035			NEG							
	0036		POSVAL	SACL	x						
0049			*								
0050	0037	2362	JSTIFY	LAC	X,3						

NO\$ I DT	32020	FAMILY	MACRO	ASSEMBLER	PC	1.0	85.
1404101	32020	1 7111 - 1	IIIOINO	ADDEFIDEEN		1.0	05.

.157 16:01:10 11-18-85 PAGE 0002

0051-0038 6062	:	SACL	X	* L	EFT-JUSTIFY 13-BIT NUMBER
0052	*				
0053 0039 4062	COMPRS	ZALH -	X	* #	A-LAW COMPRESS # IN ACCH
0054 003A F380	1	BLZ	NEGCMP		
003B 0052					
0055 003C 3065		LAR	ARO,NEG7		
0056 003D CB06		RPTK	6	* F	IND MSB
0057 003E CEA2	1	NORM			
0058 003F FB80		BANZ	SEGNZ1,*		
0040 0047					
0059 0041 6866	:	SACH	Q	* 5	SEGMENT NUMBER = 0
0060 0042 2166	1	LAC	Q, 1		
0061 0043 D406		XORK	>5500,4	* 1	INVERT EVEN-ORDER BITS
0044 5500					
0062 0045 FF80	1	В	SATCH		
0046 0067					
0063 0047 DE04	SEGNZ1	ANDK	>F000,14	* 7	ZERO 2 MSBS & ALL LSBS
0048 F000					
0064 0049 6866	:	SACH	Q		
0065 004A 7060	:	SAR	ARO,S		
0066 004B 4060		ZALH	S		
0067 004C CE1B		ABS			
0068 004D 0266		ADD	Q,2		
0069 004E D406	,	XORK	>5500,4	* ]	INVERT EVEN-ORDER BITS
004F 5500					
0070 0050 FF80	(	В	SATCH		
0051 0067					
0071	*				
0072 0052 CE1B	NEGCMP	ABS			
0073 0053 3065	1	LAR	ARO, NEG7		
0074 0054 CB06	1	RPTK	6	* F	FIND MSB
0075 0055 CEA2	1	NORM			
0076 0056 FB80	1	BANZ	SEGNZ2,*		
0057 005E			·		
0077 0058 6866	;	SACH	Q	* 5	SEGMENT NUMBER = 0
0078 0059 2166	ı	LAC	Q, 1		
0079 005A D406	· ;	XORK	>D500,4	* ]	INVERT EVEN-ORDER BITS
005B D500					
0080	*				AND SET SIGN BIT TO 1
0081 005C FF80	1	В	SATCH		
005D 0067					
0082 005E DE04	SEGNZ2	ANDK	>F000,14	* 2	ZERO 2 MSBS & ALL LSBS
005F F000					
0083 0060 6866	•	SACH	Q		
0084 0061 7060	:	SAR	ARO,S		
0085 0062 4060		ZALH	S		
0086 0063 CE1B		ABS			
0087 0064 0266	,	ADD	Q,2		
0088 0065 D406	,	XORK	>D500,4	* ]	NVERT EVEN-ORDER BITS
0066 D500					
0089	*				AND SET SIGN BIT TO 1
0090 0067 6C01	SATCH S	SACH	DXR,4		
0091	*				
0092 0068 CE00	WAIT E	EINT			
0093 0069 CE1F		IDLE		* V	NAIT FOR RINT
0094	*				
0095	*				

NO\$ I DT

0096 * INITIALIZATION ROU	TINE
0097 *	
0098 *	
0099 0400 AORG 1024	
0100 0400 C800 INIT LDPK 0	* POINT DP TO B2 AND MMRS
0101 0401 CA10 LACK >10	
0102 0402 6004 SACL IMR	* ENABLE RINT BUT DISABLE
0103 *	ALL OTHERS
0104 0403 CEOF FORT 1	* CONFIGURE SERIAL PORT TO
0105 *	BYTE MODE
0106 0404 CE03 SOVM	
0107 0405 CE07 SSXM	
0108 0406 CE08 SPM 0	
0109 0407 CA01 LACK 1	
0110 0408 6067 SACL ONE	,
0111 0409 CA21 LACK 33	
0112 040A 6061 SACL BIAS	
0113 040B D001 LALK -7	
040C FFF9	
0114 040D 6065 SACL NEG7	
0115 040E CA00 LACK 0	
0116 040F 6000 SACL DRR	* ZERO MSBS OF DRR
0117 0410 6001 SACL DXR	* ZERO DXR FOR FIRST
0118 *	TRANSMIT OPERATION
0119 0411 5588 LARP 0	* ZERO ARP
0120 0412 5588 LARP 0	* AND ARB
0121 0413 CE00 EINT	
0122 0414 CEIF IDLE	* WAIT FOR RINT
0123 END	
NO ERRORS, NO WARNINGS	

NO\$IDT 32	020 FAMILY MA	CRO AS	SEMBLER	PC 1.0	8 (	5.157	16:02:15 11-18-85 PAGE 0001	;
0001	*******	*****	*****	*****		******	******	,
0002	*			PROGR	MAS	3	•	
0003	*					•	*	,
0004	* 11-1 AW	TABLE	ו טטעוום בי	ADANC TO	N 1	DDCCDAM	UPON RECEIVING *	,
	O E/144							
0005							NDED, AND *	,
0006		N 10 1	HE STURAL	JE LUCA	1110	JN X, AI	WHICH TIME THE *	
0007	* PROCES	SOR 10	LES UNITE	ANOTE	IER	RINI INS	TRUCTION IS *	
8000					:RO	SO THAT	ALL WORDS *	
0009			ARE ZEROI				*	
0010		*****	******	*****	***	******	************	/
0011	•							
0012 000	DRR	EQU	0					
0013 000	1 DXR	EQU	1					
0014 000	4 IMR	EQU EQU	4					
0015 006 0016 006	0 X	ŁQU	96					
0016 006	1 BADDR	EOU	97		*	CONTAINS	BASE ADDR FOR	
0017	*					TABLE		
0018 0000		AORG	0					
0019 0000 FF8	n RSVECT	В						
0001 001		Ü						
0020 001A		AORG	26					
0020 001A 0021 001A 200	O EVENED	LAC	DDD					
0021 001A 200	1 EXPAND	ADD	DANDO			ADD TABL	E BASE ADDR FOR	
	l w	AUU	BADDR				XPANSION TABLE	
0023							APANSION TABLE	
0024		TO! D			_	LOOKUP	O LOCATION V	
0025 001C 586	J	TBLR	^		-	READ IN	O LOCATION X	
0026	. "							
0027 001D CEO		EINT						
0028 001E CE1	•	IDLE			-	WAIT FOR	KINI	
0029	*							
0030	*							
0031	*	INITI	ALIZATIO	N ROUT	NE			
0032	*							
0033	*							
0034 001F C80	TINI	LDPK	0		*	POINT DP	TO B2 AND MMRS	
0035 0020 CA1	0	LACK	>10					
0036 0021 600	4	SACL	IMR		*	ENABLE R	INT BUT DISABLE	
0037	*					ALL OTH	ERS	
0038 0022 CE0	=	FORT	1		*	CONF I GUR	E SERIAL PORT TO	
0039	*					BYTE MO		
0040 0023 CE0	3	SOVM						
0041 0024 CEO		SSXM						
0042 0025 CE0		SPM	0					
0043 0026 D00		LALK	-					
0027 030			7.1.DC					
0044 0028 606		SACL	BADDR		*	BASE ADD	R FOR TBL LOOKUP	
0045 0029 CA0		LACK				DASE ADD	R FOR THE LOOKUP	
0045 0029 CAU					_	ZERO MSB	C OF DDD	
		SACL	DRR					
0047 002B 600	l 	SALL	DXR		-		FOR FIRST	
0048	. *					IRANSMI	T OPERATION	
0049 002C CE0		EINT					DINT	
0050 002D CE1	•	IDLE			-	WAIT FOR	KINI	
0051	<del>*</del>							
0052	<b>₹</b>							
0053	*	TABLE	FOR U-LA	AW EXPA	NS:	ION TABLE	LOOKUP	
0054								
0055	*							

NO\$IDT	32020	FAMILY	MACRO	ASSEMBLER	PC 1.0 85	.157	16:02:15	11-18-85
							PAGE	0002

\* NEGATIVE VALUES FIRST \* (FF, FE, ETC.)

0056 0300 0057 0300 0058	XTBL	AORG EQU	768 \$
0059 0300 E0A1		DATA	>EOA1
0060 0301 E1A1		DATA	>E1A1
0061 0302 E2A1 0062 0303 E3A1		DATA DATA	>E2A1 >E3A1
0062 0303 E3A1		DATA	>E4A1
0064 0305 E5A1		DATA	>E5A1
0065 0306 E6A1		DATA	>E6A1
0066 0307 E7A1		DATA	>E7A1
0067 0308 E8A1		DATA	>E8A1
0068 0309 E9A1		DATA	>E9A1
0069 030A EAA1		DATA	>EAA1
0070 030B EBAI 0071 030C ECAI		DATA DATA	>EBA1 >ECA1
0071 030C ECA1		DATA	>EDA1
0072 0305 EEA1		DATA	>EEA1
0074 030F EFAI		DATA	>EFA1
0075 0310 F061		DATA	>F061
0076 0311 FOE1		DATA	>F0E1
0077 0312 F161		DATA	>F161
0078 0313 F1E1		DATA	>F1E1
0079 0314 F261 0080 0315 F2E1		DATA DATA	>F261 >F2E1
0081 0315 F2E1		DATA	>F361
0082 0317 F3E1		DATA	>F3E1
0083 0318 F461		DATA	>F461
0084 0319 F4E1		DATA	>F4E1
0085 031A F561		DATA	>F561
0086 031B F5E1		DATA	>F5E1
0087 031C F661 0088 031D F6E1		DATA DATA	>F661 >F6E1
0089 031E F761		DATA	>F761
0090 031F F7E1		DATA	>F7E1
0091 0320 F841		DATA	>F841
0092 0321 F881		DATA	>F881
0093 0322 F8C1		DATA	>F8C1
0094 0323 F901		DATA	>F901
0095 0324 F941 0096 0325 F981		DATA DATA	>F941 >F981
0097 0326 F9C1		DATA	>F9C1
0098 0327 FA01		DATA	>FA01
0099 0328 FA41		DATA	>FA41
0100 0329 FA81		DATA	>FA81
0101 032A FAC1		DATA	>FAC1
0102 032B FB01		DATA	>FB01
0103 032C FB41 0104 032D FB81		DATA DATA	>FB41 >FB81
0105 032E FBC1		DATA	>FBC1
0106 032F FC01		DATA	>FC01
0107 0330 FC31		DATA	>FC31
0108 0331 FC51		DATA	>FC51
0109 0332 FC71		DATA	>FC71
0110 0333 FC91 0111 0334 FCB1		DATA	>FC91 >FCB1
0111 0334 FCB1 0112 0335 FCD1		DATA DATA	>FCD1
11.12 0000 , 001		5	

NO\$ I DT	32020	FAMILY MACRO A	SSEMBLER	PC 1.0 85.157	16:02:15 11-18-85 PAGE 0003
0113 0336	FCF1	DATA	>FCF1		
0114 0337	FD11	DATA	>FD11		
0115 0338	FD31	DATA	>FD31		
0116 0339	FD51	DATA	>FD51		
0117 033A	FD71	DATA	>FD71		

0116 0339	FD51	DATA	>FD51
0117 033A	FD71	DATA	>FD71
0118 033B	FD91	DATA	>FD91
0119 033C	FDBI	DATA	>FDB1
0120 033D	FDD1	DATA	>FDD1
0121 033E	FDF I	DATA	>FDF1
0122 033F	FE11	DATA	>FE11
0123 0340	FE29	DATA	>FE29
0124 0341	FE39	DATA	>FE39
0125 0342	FE49	DATA	>FE49
0126 0343	FE59	DATA	>FE59
0127 0344	FE69	DATA	>FE69
0128 0345	FE79	DATA	>FE79
0129 0346	FE89	DATA	>FE89
0130 0347	FE99	DATA	>FE99
0131 0348	FEA9	DATA	>FEA9
0132 0349	FEB9	DATA	>FEB9
0133 034A	FEC9	DATA	>FEC9
0134 034B	FED9	DATA	>FED9
0135 034C	FEE9	DATA	>FEE9
0136 034D	FEF9	DATA	>FEF9
0137 034E		DATA	>FF09
0138 034F		DATA	>FF 19
0139 0350		DATA	>FF25
0140 0351		DATA	>FF2D
	FF35	DATA	>FF35
0142 0353		DATA	>FF3D
	FF45	DATA	>FF45
0144 0355		DATA	>FF4D
0145 0356		DATA	>FF55
0146 0357		DATA	>FF5D
0147 0358		DATA	>FF65
0148 0359		DATA	>FF6D
0149 035A		DATA	>FF75
0150 035B		DATA	>FF7D
	FF85	DATA	>FF85
	FF8D	DATA	>FF8D
0153 035E	FF95	DATA	>FF95
0154 035F		DATA	>FF9D
0155 0360	FFA3	DATA	>FFA3
0156 0361	FFA7	DATA	>FFA7
	FFAB	DATA	>FFAB
	FFAF	DATA	>FFAF
	FFB3	DATA	>FFB3
	FFB7	DATA	>FFB7
0161 0366	FFBB	DATA	>FFBB ,

DATA

DATA

DATA

DATA

DATA

DATA

DATA

DATA

>FFBF

>FFC3

>FFC7

>FFCB

>FFCF

>FFD3

>FFD7

>FFDB

0162 0367 FFBF

0163 0368 FFC3

0164 0369 FFC7

0165 036A FFCB

0166 036B FFCF

0167 036C FFD3

0168 036D FFD7

0169 036E FFDB

NO\$ I DT	32020	FAMILY	MACRO	ASS	EMBLER	PC 1.0	85.157	16:02:15 11- PAGE 00
0170 036F	FFDF		DAT	ГА	>FFDF			
0171 0370			DAT		>FFE2			
0172 0371			DAT		>FFE4			
0173 0372			DAT		>FFE6			
0174 0373			DAT		>FFE8			
0175 0374			DAT		>FFEA			
0176 0375	FFEC		DAT		>FFEC			
0177 0376	FFEE		DAT	ГА	>FFEE			
0178 0377	FFF0		DAT		>FFF0			
0179 0378	FFF2		DAT	ГА	>FFF2			
0180 0379	FFF4	•	DAT	ΓΑ	>FFF4			
0181 037A	FFF6		DAT	Α	>FFF6			
0182 037B	FFF8		DAT	Α	>FFF8			
0183 037C	FFFA		DAT	Α	>FFFA			
0184 037D	FFFC		DAT	Α	>FFFC			
0185 037E	FFFE		DAT	Α	>FFFE			
0186 037F	0000		DAT	ĨA .	>0			
0187	•	•						
0188 0380			DAT	Α	>1F5F			IVE VALUES NEXT
0189 0381			DAT		>1E5F		* (POL	ARITY BIT = 1)
0190 0382			DAT		>1D5F			
0191 0383			DAT		>1C5F			
0192 0384			DAT		>1B5F			
0193 0385			DAT		>1A5F			
0194 0386			DAT		>195F			
0195 0387			DAT		>185F			
0196 0388			DAT		>175F			
0197 0389			DAT		>165F			
0198 038A			DAT		>155F			
0199 038B			DAT		>145F			
0200 038C			DAT		>135F			
0201 038D			DAT		>125F			
0202 038E			DAT		>115F			
	105F		DAT		>105F			
0204 0390			DAT		>F9F			
0205 0391	OF 1 F		DAT	Α	>F1F			

DATA

>E9F

>E1F

>D9F

>D1F

>C9F

>C1F

>B9F

>B1F

>A9F

>A1F

>99F

>91F

>89F

>81F

>7BF

>77F

>73F

>6FF

>6BF

>67F

>63F

0206 0392 0E9F

0207 0393 0E1F

0208 0394 0D9F

0209 0395 0D1F

0210 0396 0C9F

0211 0397 0C1F

0212 0398 0B9F

0213 0399 0B1F

0214 039A 0A9F

0215 039B 0A1F

0216 039C 099F

0217 039D 091F

0218 039E 089F

0219 039F 081F

0220 03A0 07BF

0221 03AI 077F

0222 03A2 073F

0223 03A3 06FF

0224 03A4 06BF

0225 03A5 067F

0226 03A6 063F

16:02:15 11-18-85 PAGE 0004

NO\$IDT	\$IDT 32020 FAMILY MACRO AS		PC 1.0 85.157	16:02:15 11-18-85 PAGE 0005
0227 03A7	05FF	DATA >5FF		

0221	UJA/	UDFF	DATA	7 DF F
0228	8AE0	05BF	DATA	>5BF
0229	03A9	057F	DATA	>57F
0230	03AA	053F	DATA	>53F
0231	03AB	04FF	DATA	>4FF
0232	03AC	04BF	DATA	>4BF
0233	03AD	047F	DATA	>47F
0234	03AE	043F	DATA	>43F
0235	03AF	03FF	DATA	>3FF
0236	03B0	03CF	DATA	>3CF
0237	03B1	03AF	DATA	>3AF
0238	03B2	038F	DATA	>38F
0239	03B3	036F	DATA	>36F
0240	03B4	034F	DATA	>34F
0241	03B5	032F	DATA	>32F
0242	03B6	030F	DATA	>30F
0243	03B7	02EF	DATA	>2EF
0244	0388	02CF	DATA	>2CF
0245	0389	02AF	DATA	>2AF
0246	03BA	028F	DATA	>28F
0247	03BB	026F	DATA	>26F
0248	03BC	024F	DATA	>24F
0249	03BD	022F	DATA	>22F
0250	03BE	020F	DATA	>20F
0251	03BF	OIEF	DATA	>1EF
0252	03C0	01D7	DATA	>107
0253	03C1	01C7	DATA	>1C7
0254	03C2	01B7	DATA	>187
0255	03C3	01A7	DATA	>1A7
0256	03C4	0197	DATA	>197
0257	03C5	0187	DATA	>187
0258	0306	0177	DATA	>177
0259	03C7	0167	DATA	>167
0260	03C8	0157	DATA	>157
0261	03C9	0147	DATA	>147
0262	03CA	0137	DATA	>137
0263	03CB	0127	DATA	>127
0264	03CC	0117	DATA	>117
0265	03CD	0107	DATA	>107
0266	03CE	00F7	DATA	>F7
0267	03CF	00E7	DATA	>E7
0268	03D0	OODB	DATA	>DB
0269	03D1	00D3	DATA	>D3
0270	03D2	00CB	DATA	>CB
0271	03D3	00C3	DATA	>C3
0272	03D4	00BB	DATA	>BB
0273	03D5	00B3	DATA	>B3
0274	0306	00AB	DATA	>AB
0275	03D7	00A3	DATA 1	EA<
0276	0308	009B	DATA	>9B
0277	03D9	0093	DATA	>93
0070	0204	0000	DATA	\ OD

DATA

DATA

DATA

DATA

DATA

DATA

>8B

>83

>7B

>73

>6B

>63

0278 03DA 008B

0279 03DB 0083

0280 03DC 007B

0281 03DD 0073

0282 03DE 006B

0283 03DF 0063

END

0315 03FF 0000

NO ERRORS, NO WARNINGS

0316 0317 PAGE 0006