

MICHON

256K x 8 DRAM WITH 512 x 8 SAM

FEATURES

- Industry-standard pinout, timing and functions
- · High-performance, CMOS silicon-gate process
- Single +5V ±10% power supply
- Inputs and outputs are fully TTL compatible
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN
- 512-cycle refresh within 16.7ms
- FAST-PAGE-MODE
- Dual-port organization: 256K x 8 DRAM port
 512 x 8 SAM port
- No refresh required for serial access memory
- Low power: 10mW standby; 300mW active, typical
- · Fast access times: 70ns random, 22ns serial

SPECIAL FUNCTIONS

- NONPERSISTENT MASKED WRITE
- BLOCK WRITE
- SPLIT READ TRANSFER

OPTIONS

MARKING

 Timing (DRAM, SAM [cycle/access]) 	
70ns, 22/22ns	-7
80ns, 25/25ns	-8

Packages

Plastic SOJ (400 mil)	DJ
Plastic TSOP (400 mil)	TG*
Plastic TSOP (400 mil) reverse pinout	RG*

• Part Number Example: MT42C8255DI-7

GENERAL DESCRIPTION

The MT42C8255 is a high-speed, dual-port CMOS dynamic random access memory or video RAM (VRAM) containing 2,097,152 bits. These bits may be accessed by an 8-bit-wide DRAM port or by a 512 x 8 bit serial access memory (SAM) port. Data may be transferred from the DRAM to the SAM.


The DRAM portion of the VRAM is functionally similar to the MT4C4256 (256K x 4-bit DRAM), with the addition of MASKED WRITE and BLOCK WRITE. Eight 512-bit data registers make up the serial access memory portion of the VRAM. Data I/O and internal data transfer

PIN ASSIGNMENT (Top View)


40-Pin SOJ (SDB-3)

Vcc [1	40	þ	Vss
sc 🛭	2	39	þ	SQ8
SQ1 C	3	38	þ	SQ7
SQ2	4	37	þ	SQ6
SQ3 C	5	36	þ	SQ5
SQ4 [6	35	þ	SE
TR/OE (7	34	þ	DQ8
SQ4 [] TR/OE [] DQ1 []	8	33	þ	DQ7
DQ2	9	32	þ	DQ6
DQ3 E	10	31	þ	DQ5
DQ4 [11	30	þ	Vss
DO4 D Vss D	12	29	þ	DSF
ME/WE	13	28	þ	GND
RAS [14	27	þ	CAS
A8 C	15	26	þ	QSF
A7 🕻	16	25	þ	A0
A6 🕻	17	24	þ	A1
A5 🗓	18	23	Þ	A2
A4 [19	22		A3
Voc 🛭	20	21	þ	Vss

40/44-Pin TSOP (SDE-2)



40/44-Pin TSOP* (SDE-2)




*Consult factory for availability.

are accomplished using three separate data paths: the 8-bit random access I/O port, the eight internal 512-bit-wide paths between the DRAM and the SAM, and the 8-bit serial output port for the SAM. The rest of the circuitry consists of the control, timing, and address decoding logic.

Each port may be operated asynchronously and independently of the other except when data is being transferred internally. As with all DRAMs, the VRAM must be refreshed to maintain data. The refresh cycles must be timed so that all 512 combinations of RAS addresses are executed at least every 16.7ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity. An internal transfer between the DRAM and the SAM counts as a refresh cycle. The SAM portion of the VRAM is fully static and does not require any refresh.

The operation and control of the MT42C8255 are optimized for high performance graphics and communication designs. The dual-port architecture is well suited to buffering the sequential data used in raster graphics display, serial/parallel networking and data communications. Special features such as SPLIT READ TRANSFER and BLOCK WRITE allow further enhancements to system performance.

FUNCTIONAL BLOCK DIAGRAM





PIN DESCRIPTIONS

SOJ PIN	TSOPPIN			
NUMBERS	NUMBERS	SYMBOL	TYPE	DESCRIPTION
2	2	SC	Input	Serial Clock: Clock input to the serial address counter for the SAM registers.
7	7	TR/OE	Input	Transfer Enable: Enables an internal TRANSFER operation at \overline{RAS} (H \rightarrow L), or Output Enable: Enables the DRAM output buffers when taken LOW after \overline{RAS} goes LOW (\overline{CAS} must also be LOW); otherwise, the output buffers are in a High-Z state.
13	15	ME/WE	Input	Mask Enable: If ME/WE is LOW at the falling edge of RAS, a MASKED WRITE cycle is performed, or Write Enable: ME/WE is also used to select a READ (ME/WE = H) or WRITE (ME/WE = L) cycle when accessing the DRAM and READ TRANSFER (ME/WE = H) to the SAM.
35	39	SE	Input	Serial Port Enable: SE enables the serial output buffers and allows a serial READ operation to occur; otherwise, the output buffers are in a High-Z state. The SAM address count will be incremented by the rising edge of SC when SE is inactive (HIGH).
29	31	DSF	Input	Special Function Select: DSF is used to indicate which special functions (BLOCK WRITE, MASKED WRITE, SPLIT TRANSFER, etc.) are used for a particular access cycle (see Truth Table).
14	16	RAS	Input	Row Address Strobe: RAS is used to clock-in the 9 row-address bits and strobe the ME/WE, TR/OE, DSF, SE, CAS and DQ inputs. It also acts as the master chip enable, and must fall for initiation of any DRAM or TRANSFER cycle.
27	29	CAS	Input	Column Address Strobe: CAS is used to clock-in the 9 column-address bits and strobe the DSF input (BLOCK WRITE only).
25, 24, 23, 22, 19, 18, 17, 16, 15	27, 26, 25, 24, 21, 20, 19, 18, 17	8A-0A	Input	Address Inputs: For the DRAM operation, these inputs are multiplexed and clocked by RAS and CAS to select one 8-bit word out of the 262,144 available. During TRANSFER operations, A0 to A8 indicate the DRAM row being accessed (when RAS goes LOW) and A0-A8 indicate the SAM start address (when CAS goes LOW). A8 = "don't care" for the start address during SPLIT READ TRANSFER.
8, 9, 10, 11, 31, 32, 33, 34	8, 9, 10, 13, 35, 36, 37, 38	DQ1-DQ8	Input/ Output	DRAM Data I/O: Data input/output for DRAM access cycles: These pins also act as inputs for Color Register load cycles, DQ Mask and Column Mask for BLOCK WRITE.
3, 4, 5, 6, 36, 37, 38, 39	3, 4, 5, 6, 40, 41, 42, 43	SQ1-SQ8	Output	Serial Data Out: Output or High-Z.
26	28	QSF	Output	Split SAM Status: QSF indicates which half of the SAM is being accessed. LOW if address is 0-255, HIGH if address is 256-511.
28	30	GND	_	No Connect/GND: This pin must be tied to ground to allow for upward functional compatibility with future VRAM feature sets.
1, 20	1, 22	Vcc	Supply	Power Supply: +5V ±10%
12, 21, 30, 40	14, 23, 32, 44	Vss	Supply	Ground

FUNCTIONAL DESCRIPTION

The MT42C8255 can be divided into three functional blocks (see Functional Block Diagram): the DRAM, the transfer circuitry and the SAM. All of the operations described below are shown in the AC Timing Diagrams section of this data sheet and summarized in the Truth Table.

Note:

For dual-function pins, the function not being discussed will be surrounded by parentheses. For example, the $\overline{TR}/\overline{OE}$ pin will be shown as $\overline{TR}/(\overline{OE})$ in references to transfer operations.

DRAM OPERATION

DRAM REFRESH

Like any DRAM-based memory, the MT42C8255 VRAM must be refreshed to retain data. All 512 row-address combinations must be accessed within 16.7ms. The MT42C8255 supports CBR, \overline{RAS} -ONLY and HIDDEN types of refresh cycles.

For the CBR cycle, the row addresses are generated and stored in an internal address counter. The user need not supply any address data, but must simply perform 512 CBR cycles within the 16.7ms time period.

The refresh address must be generated externally and applied to A0-A8 inputs for RAS-ONLY REFRESH cycles. The DQ pins remain in a High-Z state for both the RAS-ONLY and CBR cycles.

HIDDEN REFRESH cycles are performed by toggling \overline{RAS} (and keeping \overline{CAS} LOW) after a READ or WRITE cycle. This performs CBR cycles but does not disturb the DQ lines.

Any DRAM READ, WRITE, or TRANSFER cycle also refreshes the DRAM row being accessed. The SAM portion of the MT42C8255 is fully static and does not require any refreshing.

DRAM ACCESS CYCLES

The DRAM portion of the VRAM is similar to standard 256K x 4 DRAMs. However, because several of the DRAM control pins are used for additional functions on this part, several conditions that were undefined or in "don't care" states for the DRAM are specified for the VRAM. These conditions are highlighted in the following discussion. In addition, the VRAM has special functions that can be used when writing to the DRAM.

The 18 address bits that are used to select an 8-bit word

from the 262,144 available are latched into the chip using the A0-A8, \overline{RAS} and \overline{CAS} inputs. First, the 9 row-address bits are set up on the address inputs and clocked into the part when \overline{RAS} transitions from HIGH-to-LOW. Next, the 9 column-address bits are set up on the address inputs and clocked-in when \overline{CAS} goes from HIGH-to-LOW.

Note:

RAS also acts as a "master" chip enable for the VRAM. If RAS is inactive, HIGH, all other DRAM control pins (CAS, TR/OE, ME/WE, etc.) are "don't care" and may change state without effect. No DRAM or TRANSFER cycles will be initiated without RAS falling.

For standard single-port DRAMS, the \overline{OE} pin is a "don't care" when \overline{RAS} goes LOW. However, for the VRAM, when \overline{RAS} goes LOW, $\overline{TR}/(\overline{OE})$ selects between DRAM access or TRANSFER cycles. $\overline{TR}/(\overline{OE})$ must be HIGH at the \overline{RAS} HIGH-to-LOW transition for all DRAM operations (except CBR, where it is "don't care").

A DRAM READ operation is performed if $(\overline{\text{ME}})/\overline{\text{WE}}$ is HIGH when $\overline{\text{CAS}}$ goes LOW and remains HIGH until $\overline{\text{CAS}}$ goes HIGH. The data from the memory cells selected will appear at the DQ1-DQ8 port. The $(\overline{\text{TR}})/\overline{\text{OE}}$ input must transition from HIGH-to-LOW some time after $\overline{\text{RAS}}$ falls to enable the DRAM output port.

For standard single-port DRAMs, \overline{WE} is a "don't care" when \overline{RAS} goes LOW. For the VRAM, $\overline{ME}/\overline{WE}$ performs two functions; write mask enable and data write enable. $\overline{ME}/(\overline{WE})$ is used, when \overline{RAS} goes LOW, to select between a MASKED WRITE cycle and a normal WRITE cycle. If $\overline{ME}/(\overline{WE})$ is LOW at the \overline{RAS} HIGH-to-LOW transition, a MASKED WRITE operation is selected. For any normasked DRAM access cycle (READ or WRITE), $\overline{ME}/(\overline{WE})$ must be HIGH at the \overline{RAS} HIGH-to-LOW transition. If $\overline{(ME)}/\overline{WE}$ is LOW before \overline{CAS} goes LOW, a DRAM EARLY-WRITE operation is performed. If $\overline{(ME)}/\overline{WE}$ goes LOW after \overline{CAS} goes LOW, a DRAM LATE-WRITE operation is performed (refer to the AC timing diagrams).

The VRAM can perform all the normal DRAM cycles including READ, EARLY-WRITE, LATE-WRITE, READ-MODIFY-WRITE, FAST-PAGE-MODE READ, FAST-PAGE-MODE WRITE (Late or Early), and FAST-PAGE-MODE READ-MODIFY-WRITE. Refer to the AC timing parameters and diagrams in the data sheet for more details on these operations.

MASKED WRITE

The MASKED WRITE (RWM) feature eliminates the need for a READ-MODIFY-WRITE cycle when changing individual bits within the 8-bit word. When $\overline{\text{ME}}/(\overline{\text{WE}})$ and DSF are LOW at the $\overline{\text{RAS}}$ HIGH-to-LOW transition, a MASKED WRITE is performed.

The MT42C8255 supports the nonpersistent mode of MASKED WRITE. In this mode, mask data must be entered with every RAS falling edge. The data (mask data) present on the DQ1-DQ8 inputs will be written into the mask data register (see Figure 1). The mask data acts as an individual write enable for each of the eight DQ1-DQ8 pins. If a LOW (logic "0") is written to a mask data register bit, the input port for that bit is disabled during the subsequent WRITE operation and no new data will be written to that DRAM

cell location. A HIGH (logic "1") on a mask data register bit enables the input port and allows normal WRITE operation to proceed. Note that \overline{CAS} is still HIGH. When \overline{CAS} goes LOW, the bits present on the DQ1-DQ8 inputs will be either written to the DRAM (if the mask data bit is HIGH) or ignored (if the mask data bit is LOW). The DRAM contents that correspond to masked input bits will not be changed during the WRITE cycle. The mask data register is cleared at the end of every NONPERSISTENT MASKED WRITE.

FAST-PAGE-MODE can be used with MASKED WRITE to write several column locations in an addressed row. The same mask is used during the entire FAST-PAGE-MODE RAS cycle.




Figure 1
NONPERSISTENT MASKED WRITE EXAMPLE




Figure 2 **BLOCK WRITE EXAMPLE**

BLOCK WRITE

If DSF is HIGH when CAS goes LOW, the MT42C8255 will perform a BLOCK WRITE (BW) cycle instead of a normal WRITE cycle. In BLOCK WRITE cycles, the contents of the color register are directly written to four adjacent column locations (see Figure 2). The color register must be loaded prior to beginning BLOCK WRITE cycles (see LOAD COLOR REGISTER). Each DQ location of the color register is written to the four column locations (or any of the four that are enabled) in the corresponding DQ bit plane.

The row is addressed as in a normal DRAM WRITE cycle. However, when CAS goes LOW, only the A2-A8 inputs are used. A2-A8 specify the "block" of four adjacent column locations that will be accessed. The DO inputs (DO1, 2, 3, and 4) are then used to determine what combination of the four column locations will be changed. The DQ inputs are "written" at the falling edge of CAS or WE, whichever occurs later (see the WRITE cycle waveforms). The table on this page illustrates how each of the DQ inputs is used to selectively enable or disable individual column locations

	COLUMN ADDRESS CONTROLLED				
INPUTS	A0	A1			
DQ1	0	0			
DQ2	1	0			
DQ3	0	1			
DQ4	1	1			

within the block. The write enable controls are active HIGH; a logic "1" enables the WRITE function and a logic "0" disables the WRITE function.

MASKED BLOCK WRITE

The MASKED WRITE functions may be used during BLOCK WRITE cycles. MASKED BLOCK WRITE (BWM) operates exactly like the normal MASKED WRITE except the mask is now applied to the 8 bit-planes of 4 column locations instead of just one column location.

The combination of $\overline{\text{ME}}/(\overline{\text{WE}})$ LOW and DSF LOW when $\overline{\text{RAS}}$ goes LOW initiates a nonpersistent MASKED WRITE cycle. To perform a MASKED BLOCK WRITE, the DSF pin must be HIGH when $\overline{\text{CAS}}$ goes LOW. By using both the column mask input and the MASKED WRITE function of BW, any combination of the eight bit planes may be masked, along with any combination of the four column locations.

LOAD COLOR REGISTER

A LOAD COLOR REGISTER (LCR) cycle is identical to the LOAD MASK REGISTER cycle except DSF is HIGH when $\overline{\text{CAS}}$ goes LOW. The contents of the 8-bit color register are retained until changed by another LOAD COLOR REGISTER cycle (or the part loses power) and are used as data inputs during BLOCK WRITE cycles.

TRANSFER OPERATIONS

TRANSFER operations are initiated when $\overline{TR}/(\overline{OE})$ is LOW at the falling edge of \overline{RAS} . The state of $(\overline{ME})/\overline{WE}$ when \overline{RAS} goes LOW indicates the direction of the TRANSFER (to or from the DRAM), and DSF is used to select between NORMAL TRANSFER and SPLIT TRANSFER cycles. Each of the TRANSFER cycles is described in this section.




Figure 3
TYPICAL SPLIT-READ-TRANSFER INITIATION SEQUENCE

READ TRANSFER

If $(\overline{ME})/\overline{WE}$ is HIGH and DSF is LOW when \overline{RAS} goes LOW, a READ TRANSFER (RT) cycle is selected. The rowaddress bits indicate which eight 512-bit DRAM row planes are transferred to the eight SAM data register planes. The column-address bits indicate the start address (or Tap address) of the serial output cycle from the SAM data registers. CAS must fall for every RT in order to load a valid Tap address. An RT may be accomplished in two ways. If the transfer is to be synchronized with the serial clock, SC. (REAL-TIME READ TRANSFER), $\overline{TR}/(\overline{OE})$ is taken HIGH after CAS goes LOW. The TRANSFER will be made when TR/(OE) goes HIGH. If the transfer does not have to be synchronized with SC (READ TRANSFER), $\overline{TR}/(\overline{OE})$ may go HIGH before CAS goes LOW and the actual data TRANS-FER will be timed internally (refer to the AC Timing Diagrams). During the TRANSFER, 4,096 bits of DRAM data are written into the SAM data registers and the Tap address is stored in an internal 9-bit register. The split SAM status pin (QSF) will be LOW if the Tap is in the lower half (addresses 0 through 255), and HIGH if it is in the upper half (256 through 511). If \overline{SE} is LOW, the first bits of the new row data will appear at the serial outputs with the first SC clock pulse. SE enables the serial outputs and may be either HIGH or LOW during this operation. The SAM address pointer will increment with the SC LOW-to-HIGH transition, regardless of the state of \overline{SE} .

SPLIT READ TRANSFER

The SPLIT READ TRANSFER (SRT) cycle eliminates the critical transfer timing required to maintain a continuous serial output data stream. When using normal TRANSFER cycles to do midline reloads, a REAL-TIME READ TRANS-FER must be done. The REAL-TIME READ TRANSFER has to occur between the last clock of "old" data and first clock of the "new" data of the SAM port.

When using the SPLIT TRANSFER mode, the SAM is divided into an upper half and a lower half. While data is being serially read from one half of the SAM, new DRAM data may be transferred to the other half. The transfer is not synchronized with the serial clock and may occur at any time while the other half is outputing data.

The $\overline{TR}/(\overline{OE})$ timing is also relaxed for SPLIT TRANSFER cycles. The rising edge of $\overline{TR}/(\overline{OE})$ is not used to complete the TRANSFER cycle and therefore is independent of the falling edge of CAS or the rising edge of SC. The transfer timing is generated internally for SPLIT TRANSFER cycles.

A "full" READ TRANSFER cycle must precede any sequence of SRT cycles to provide a reference to which half of the SAM the access will begin (the state of QSF). Then an SRT may be initiated by taking DSF HIGH when \overline{RAS} goes LOW during the TRANSFER cycle. As in nonsplit transfers, the row address is used to specify the DRAM row to be transferred. The column address, A0-A7, is used to input the SAM Tap address. Address pin A8 is a "don't care" when the Tap address is loaded at the HIGH-to-LOW transition of CAS. It is internally generated in such a manner that the SPLIT TRANSFER will automatically be to the SAM half not being accessed.

Figure 3 shows a typical SRT initiation sequence. The normal READ TRANSFER is performed first, followed by an SRT of the same row to the upper half of the SAM. The SRT to the upper half is optional, and need be done only if the Tap for the upper half is $\neq 0$. Serial access continues, and when the SAM address counter reaches 255 ("A8" = 0, A0-A7 = 1) the QSF output goes HIGH, and if an SRT was done for the upper half, the new Tap address is loaded for the next half ("A8" = 1, A0-A7 = Tap). Once the serial access has switched to the upper SAM (QSF has gone HIGH), new data may be transferred to the lower SAM. For example, the next step in Figure 3 would be to wait until QSF went LOW (indicating that row-1 data is shifting out of the lower SAM) and execute an SRT of the upper half of row 1 to the upper SAM. If the half boundary is reached before an SRT is done for the next half, the device will leave split mode and the access will start from address 256 if going to the upper half or at 0 if going to the lower half (see Figure 4).




Figure 4 SPLIT SAM TRANSFER

SERIAL OUTPUT

MICRON

The control inputs for serial output are SC and \overline{SE} . The rising edge of SC increments the serial address counter and provides access to the next SAM location. SE enables or disables the serial output buffers.

Serial output of the SAM contents will start at the serial start address that was loaded in the SAM address counter during a READ or SRT cycle. The SC input increments the address counter and presents the contents of the next SAM location to the 8-bit port. SE is used as an output enable during the SAM output operation. The serial address is automatically incremented with every SC LOW-to-HIGH transition, regardless of whether SE is HIGH or LOW. The address progresses through the SAM and will wrap around (after count 255 or 511) to the Tap address of the next half for split modes. If an SRT was not performed before the half boundary is reached, the count will progress as illustrated

in Figure 4. Address count will wrap around (after count 511) to Tap address 0 if in the "full" SAM modes.

POWER-UP and INITIALIZATION

After Vcc is at specified operating conditions, for 100us minimum, eight RAS cycles must be executed to initialize the dynamic memory array. Micron recommends that RAS $= \overline{TR} / \overline{OE} \ge V_{IH}$ during power up to ensure that the DRAM I/O pins (DQs) are in a High-Z state. The DRAM array will contain random data.

The SAM portion of the MT42C8255 is completely static in operation and does not require refresh or initialization. The SAM port will power-up with the Output pins (SQs) in High-Z, regardless of the state of SE. OSF initializes in the LOW state. The color register will contain random data after power-up.



TRUTH TABLE

		RAS FALLING EDGE			CAS FALL	A0-A81		DQ1-DQ8 ²		REGISTER	
CODE FUNCTION	FUNCTION	CAS	TR/OE	ME/WE	DSF	DSF	RAS	CAS	RAS	CAS,WE3	COLOR
	DRAM OPERATIONS										
CBR	CBR REFRESH	0	Х	16	16		X	×	_	X	×
ROR	RAS ONLY REFRESH	1	1	Х	Х	_	ROW		×	_	Х
RW	NORMAL DRAM READ OR WRITE	1	1	1	0	0	ROW	COLUMN	×	VALID DATA	×
RWM	MASKED WRITE TO DRAM (NEW MASK)	1	1	0	0	0	ROW	COLUMN	WRITE MASK	VALID DATA	×
вw	BLOCK WRITE TO DRAM	1	1	1	0	1	ROW	COLUMN (A2-A8)	Х	COLUMN MASK	USE
вим	MASKED BLOCK WRITE TO DRAM (NEW MASK)	1	1	0	0	1	ROW	COLUMN (A2-A8)	WRITE MASK	COLUMN MASK	USE
	REGISTER OPERATIONS					_ .					•
LCR	LOAD COLOR REGISTER	1	1	1	1	1	ROW ⁴	Х	х	REG DATA	LOAD
	TRANSFER OPERATIONS		•					_	-		
RT	READ TRANSFER (DRAM-TO-SAM TRANSFER)	1	0	1	0	×	ROW	TAP5	×	X	X
SRT	SPLIT READ TRANSFER (SPLIT DRAM-TO-SAM TRANSFER)	1	0	1	1	×	ROW	TAP5	×	Х	х

- 1. These columns show what must be present on the A0-A8 inputs when RAS falls and when CAS falls.
- 2. These columns show what must be present on the DQ1-DQ8 inputs when RAS falls and when CAS falls.
- 3. During WRITE (including BLOCK WRITE) cycles, the input data is latched at the falling edge of CAS or ME/WE, whichever is later. Similarly, with READ cycles, the output data is valid after the falling edge of CAS or TR/OE, whichever is later.
- 4. The ROW that is addressed will be refreshed, but a ROW address is not required.
- 5. This is the first SAM address location that the first SC cycle will access. For split SAM transfers, the Tap will be the first address location accessed of the "new" SAM half after the boundary of the current half is reached (255 for the lower half, 511 for the upper half).
- 6. The MT42C8255 does not require a "1" on these pins, but to ensure compatibility with other 2 Meg VRAM function sets, it is recommended.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss	1V to +7V
Operating Temperature, TA (ambient)	0°C to +70°C
Storage Temperature (plastic)	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \leq \mathsf{T_A} \leq 70^{\circ}C)$

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, all inputs	ViH	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	0.8	V	1

DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
INPUT LEAKAGE CURRENT Any input (0V ≤ V _{IN} ≤ V _{CC}); all other pins not under test = 0V	lL l	-10	10	μА	
OUTPUT LEAKAGE CURRENT (DQ, SQ disabled, 0V ≤ Vout ≤ Vcc)	loz	-10	10	μА	
OUTPUT LEVELS Output High Voltage (Ιουτ = -2.5mA)	Vон	2.4		V	
Output Low Voltage (Iout = 2.5mA)	Vol		0.4	V] '

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C _{l1}		5	pF	2
Input Capacitance: RAS, CAS, ME/WE, TR/OE, SC, SE, DSF	Ci2	_	7	pF	2
Input/Output Capacitance: DQ, SQ	Ci/o		9	pF	2
Output Capacitance: QSF	Co		9	pF	2



CURRENT DRAIN, SAM IN STANDBY

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$

(· A - · · · · · · · · · · · · · · · · · ·		[[V]	AX		
PARAMETER/CONDITION	SYMBOL	-7	-8	UNITS	NOTES
OPERATING CURRENT (RAS and CAS = Cycling: \text{tRC} = \text{tRC} [MIN])	ICC1	125	110	mA	3, 4 25
OPERATING CURRENT: FAST-PAGE-MODE ($\overline{RAS} = V_{IL}$; $\overline{CAS} = Cycling$: ${}^{t}PC = {}^{t}PC$ [MIN]; other inputs $\geq V_{IH}$ or $\leq V_{IL}$)	Icc2	115	100	mA	3, 4 26
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current (RAS = CAS = Viн after 8 RAS cycles [MIN]; other inputs ≥ Viн or ≤ Vil)	lcc3	10	10	mA	4
REFRESH CURRENT: RAS-ONLY (RAS = Cycling; CAS = VIH)	ICC4	125	110	mA	3, 25
REFRESH CURRENT: CBR (RAS and CAS = Cycling)	ICC5	125	110	mA	3, 5
SAM/DRAM DATA TRANSFER	Icc6	135	120	mA	3

CURRENT DRAIN, SAM ACTIVE (*SC = MIN)

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$

0 0 2 1 A 2 7 0 0, \$ 000 = 0 \$ 110 70)		M	AX	Ì	
PARAMETER/CONDITION	SYMBOL	-7	-8	UNITS	NOTES
OPERATING CURRENT (RAS and \overline{CAS} = Cycling: ${}^{t}RC = {}^{t}RC$ [MIN])	Icc7	175	160	mA	3, 4 25
OPERATING CURRENT: FAST-PAGE-MODE (RAS = VIL; CAS = Cycling: [†] PC = [†] PC [MIN])	Icc8	165	150	mA	3, 4 26
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current (RAS = CAS = V _I H after 8 RAS cycles [MIN]; other inputs ≥ V _I H or ≤V _I L)	Icc9	60	60	mA	3, 4
REFRESH CURRENT: RAS-ONLY (RAS = Cycling; CAS = Vih)	Icc10	175	160	mA	3, 4 25
REFRESH CURRENT: CBR (RAS and CAS = Cycling)	Icc11	175	160	mA	3, 4, 5
SAM/DRAM DATA TRANSFER	Icc12	185	170	mA	3, 4

MICHON

DRAM TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0° C \leq T_A \leq +70 $^{\circ}$ C; Vcc = 5V \pm 10%)

AC CHARACTERISTICS		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	130		150		ns	
READ-MODIFY-WRITE cycle time	tRWC	170		190		ns	
FAST-PAGE-MODE READ or WRITE	^t PC	40		45		ns	
cycle time							
FAST-PAGE-MODE READ-MODIFY-WRITE	^t PRWC	90		95		ns	
cycle time							1
Access time from RAS	^t RAC		70		80	ns	14
Access time from CAS	¹ CAC		20		25	ns	15
Access time from (TR)/OE	^t OE		20		20	ns	1
Access time from column-address	t _{AA}	-	35		40	ns	
Access time from CAS precharge	[†] CPA		40		45	ns	
RAS pulse width	†RAS	70	100,000	80	100,000	ns	
RAS pulse width (FAST-PAGE-MODE)	†RASP	70	100,000	80	100,000	ns	1
RAS hold time	^t RSH	20		25	<u> </u>	ns	1
RAS precharge time	tRP	50		60		ns	
CAS pulse width	†CAS	20	100,000	25	100,000	ns	<u> </u>
CAS hold time	tCSH	70		80	<u> </u>	ns	
CAS precharge time	^t CP	10		10		ns	16
RAS to CAS delay time	†RCD	20	50	20	55	ns	17
CAS to RAS precharge time	^t CRP	10		10		ns	1
Row-address setup time	t _{ASR}	0		0		ns	
Row-address hold time	†RAH	10	1	10	<u> </u>	ns	
RAS to column-	†RAD	15	35	15	40	ns	18
address delay time							
Column-address setup time	†ASC	0		0	1	ns	
Column-address hold time	¹CAH	15	† †	15	†	ns	<u> </u>
Column-address hold time	¹AR	45		55		ns	
(referenced to RAS)							
Column-address to	¹RAL	35		40	 	ns	
RAS lead time							
Read command setup time	†RCS	0	i	0	· · · · · ·	ns	
Read command hold time	¹RCH	0	 	0		ns	19
(referenced to CAS)				-		1	
Read command hold time	^t RRH	0		0	<u> </u>	ns	19
(referenced to RAS)		,		-			
CAS to output in Low-Z	¹CLZ	3		3		ns	
Output buffer turn-off delay from CAS	†OFF	3	20	3	20	ns	20,23
Output disable delay from (TR)/OE	dO [†]	3	10	3	10	ns	20,23
Output disable hold time from start of WRITE	tOEH	10		10	1	ns	27
Output Enable to RAS delay	tROH	0	 	0		ns	 - -



DRAM TIMING PARAMETERS (continued)

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C \leq T_A \leq +70°C; Vcc = 5V \pm 10%)

AC CHARACTERISTICS PARAMETER		-7		-8			
	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command setup time	¹wcs	0		0		ns	21
Write command hold time	[†] WCH	15		15		ns	
Write command hold time (referenced to RAS)	^t WCR	45		55		ns	
Write command pulse width	†WP	15		15		ns	
Write command to RAS lead time	^t RWL	20		20		ns	
Write command to CAS lead time	¹ CWL	20		20		ns	Ī
Data-in setup time	t _{DS}	0		0		ns	22
Data-in hold time	^t DH	15		15		ns	22
Data-in hold time (referenced to RAS)	^t DHR	45		55		ns	
RAS to WE delay time	tRWD	90		100		ns	21
Column-address to WE delay time	†AWD	55		60		ns	21
CAS to WE delay time	tCMD	40	1	45	<u> </u>	ns	21
Transition time (rise or fall)	t _T		35		35	ns	9, 10
Refresh period (512 cycles)	^t REF		16.7		16.7	ms	
RAS to CAS precharge time	†RPC	0		0		ns	
CAS setup time (CBR REFRESH)	^t CSR	10		10		ns	5
CAS hold time (CBR REFRESH)	¹ CHR	10		10		ns	5
ME/WE to RAS setup time	^t WSR	0		0		ns	
ME/WE to RAS hold time	^t RWH	15		15		ns	
Mask data to RAS setup time	^t MS	0		0		ns	
Mask data to RAS hold time	tMH	15		15		ns	



TRANSFER AND MODE CONTROL TIMING PARAMETERS ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 6, 7, 8, 9, 10) (0° C \leq T_A \leq + 70°C; Vcc = 5V \pm 10%)

AC CHARACTERISTICS			-7		-8		
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
TR/(OE) LOW to RAS setup time	†TLS	0		0		ns	1
TR/(OE) LOW to RAS hold time	^t TLH	15	10,000	15	10,000	ns	<u> </u>
TR/(OE) LOW to RAS hold time	^t RTH	65	10,000	70	10,000	ns	
(REAL-TIME READ-TRANSFER only)							
TR/(OE) LOW to CAS hold time	^t CTH	25		25		ns	
(REAL-TIME READ-TRANSFER only)							
TR/(OE) HIGH to RAS precharge time	tTRP	50		60		ns	
TR/(OE) precharge time	^t TRW	20	1	25		ns	
TR/(OE) HIGH to SC lead time	[†] TSL	5		5		ns	
TR/(OE) to RAS HIGH hold time	· TRD	15		15		ns	
First SC edge to TR/(OE) HIGH	^t TSD	15		15		ns	1
delay time							ļ
SC to RAS setup time	^t SRS	25		30		ns	
TR/(OE) HIGH to RAS setup time	tYS	0		0		ns	
TR/(OE) HIGH to RAS hold time	tYH.	15		15		ns	
DSF to RAS setup time	^t FSR	0		0		ns	
DSF to RAS hold time	^t RFH	15		15		ns	
SC to QSF delay time	tSQD		25		30	ns	
SPLIT TRANSFER setup time	tSTS	25		30		ns	$\overline{}$
SPLIT TRANSFER hold time	^t STH	0		0		ns	1
DSF (at CAS LOW) to RAS hold time	^t FHR	45		55		ns	
DSF to CAS setup time	^t FSC	0		0		ns	
DSF to CAS hold time	^t CFH	15		15		ns	
TR/OE to QSF delay time	[†] TQD		25		25	ns	
RAS to QSF delay time	^t RQD		75	·	75	ns	
CAS to QSF delay time	'CQD		35		35	ns	
RAS to first SC delay	^t RSD	80		80		ns	
CAS to first SC delay	t _{CSD}	30	1	30		ns	



SAM TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 6, 7, 8, 9, 10) (0° C \leq T_A \leq + 70°C; Vcc = 5V \pm 10%)

AC CHARACTERISTICS			-7	-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
Serial clock cycle time	'sc	22		25		ns	1
Access time from SC	¹SAC		22		25	ns	24, 28
SC precharge time (SC LOW time)	tSP	8		10		ns	
SC pulse width (SC HIGH time)	^t SAS	8		10	Ī	ns	
Access time from SE	^t SEA		15		15	ns	24
SE precharge time	^t SEP	8		10		ns	
SE pulse width	^t SE	8		10		ns	
Serial data-out hold time after SC high	tsoH	5		5		ns	24, 28
Serial output buffer turn-off delay from SE	^t SEZ	3	12	3	12	ns	20, 24


NOTES

- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. $VCC = 5V \pm 10\%$: f = 1 MHz.
- 3. Icc is dependent on cycle rates.
- Icc is dependent on output loading. Specified values are obtained with minimum cycle time and the output open.
- 5. Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- 7. An initial pause of 100µs is required after power-up followed by any eight RAS cycles before proper device operation is assured. The eight RAS cycle wake-up should be repeated any time the 16.7ms refresh requirement is exceeded.
- 8. AC characteristics assume ${}^{t}T = 5ns$.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH). Input signals transition from 0 to 3V for AC testing.
- In addition to meeting the transition rate specification, all input signals must transit between Vih and VIL (or between VIL and VIH) in a monotonic manner.
- 11. If $\overline{\text{CAS}}$ = VIH, DRAM data output (DQ1-DQ8) is High-Z.
- 12. If CAS = VIL, DRAM data output (DQ1-DQ8) may contain data from the last valid READ cycle.
- DRAM output timing measured with a load equivalent to 1 TTL gate and 50pF. Output reference levels: VOH = 2.0V; VOL = 0.8V.
- 14. Assumes that ^tRCD < ^tRCD (MAX). If ^tRCD is greater than the maximum recommended value shown in this table, ^tRAC will increase by the amount that ^tRCD exceeds the value shown.
- 15. Assumes that ${}^{t}RCD \ge {}^{t}RCD$ (MAX).
- 16. If CAS is LOW at the falling edge of RAS, DQ will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, CAS must be pulsed HIGH for ^tCP.
- 17. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as a reference point only; if ^tRCD is greater than the specified ^tRCD (MAX) limit, then access time is controlled exclusively by ^tCAC.
- 18. Operation within the ^tRAD (MAX) limit ensures that ^tRCD (MAX) can be met. ^tRAD (MAX) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (MAX) limit, then access time is controlled exclusively by ^tAA.


- 19. Either ^tRCH or ^tRRH must be satisfied for a READ cycle.
- 20. OD, OFF and SEZ define the time when the output achieves open circuit (VOH -200mV, VOL +200mV). This parameter is sampled and not 100 percent tested.
- 21. tWCS, tRWD, tAWD and tCWD are restrictive operating parameters in LATE-WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If tWCS ≥ tWCS (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle, regardless of $\overline{TR}/\overline{OE}$. If ${}^{t}WCS \leq$ tWCS (MIN), the cycle is a LATE-WRITE and TR/OE must control the output buffers during the WRITE to avoid data contention. If ${}^{t}RWD \ge {}^{t}RWD$ (MIN), ${}^{t}AWD \ge {}^{t}AWD$ (MIN) and ${}^{t}CWD \ge {}^{t}CWD$ (MIN), the cycle is a READ-WRITE, and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of the output buffers (at access time and until CAS goes back to VIH) is indeterminate but the WRITE will be valid, if tOD and tOEH are met. See the LATE-WRITE AC Timing diagram.
- These parameters are referenced to CAS leading edge in EARLY-WRITE cycles and ME/WE leading edge in LATE-WRITE or READ-WRITE cycles.
- 23. During a READ cycle, if TR/OE is LOW then taken HIGH, DQ goes open. The DQs will go open with OE or CAS, whichever goes HIGH first.
- 24. SAM output timing is measured with a load equivalent to 1 TTL gate and 30pF. Output reference levels: VoH = 2.0V; VoL = 0.8V.
- 25. Address (A0-A8) may be changed two times or less while RAS = VIL.
- 26. Address (A0-A8) may be changed once or less while \overline{CAS} = ViH and \overline{RAS} = ViL.
- 27. LATE-WRITE and READ-MODIFY-WRITE cycles must have ^tOD and ^tOEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide previously read data if CAS remains LOW and OE is taken LOW after ^tOEH is met. If CAS goes HIGH prior to OE going back LOW, the DQs will remain open.
- 28. *SAC is MAX at 70° C and 4.5V Vcc; *SOH is MIN at 0°C and 5.5V Vcc. These limits will not occur simultaneously at any given voltage or temperature. (*SOH = *SAC output transition time); this is guaranteed by design.



DRAM READ CYCLE



DRAM FAST-PAGE-MODE READ CYCLE



DON'T CARE

₩ UNDEFINED

NOTE: WRITE cycles or READ-MODIFY-WRITE cycles may be mixed with READ cycles while in FAST-PAGE-MODE.




WRITE CYCLE FUNCTION TABLE 1

	LOGIC STATES					
		RAS Falling Edge CAS Falling Edg			CAS Falling Edge	
FUNCTION	A ME/WE	B DSF	C DQ (Input)	D DSF	E ² DQ (Input)	
Normal DRAM WRITE	1	0	X	0	DRAM Data	
MASKED WRITE to DRAM	0	0	Write Mask	0	DRAM Data (Masked)	
BLOCK WRITE to DRAM (No Bit-Plane Mask)	1	0	X	1	Column Mask	
MASKED BLOCK WRITE to DRAM	0	0	Write Mask	1	Column Mask	
Load Color Register	1	1	X	1	Color Data	

- 1. Refer to this function table to determine the logic states of "A", "B", "C", "D" and "E" for the WRITE cycle timing diagrams on the following pages.
- 2. CAS or ME/WE falling edge, whichever occurs later.


DRAM EARLY-WRITE CYCLE 1



NOTE: 1. The logic states of "A", "B", "C", "D" and "E" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.




DRAM LATE-WRITE CYCLE



UNDEFINED

NOTE: The logic states of "A", "B", "C", "D" and "E" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.


DRAM READ-WRITE CYCLE (READ-MODIFY-WRITE CYCLE)



NOTE: The logic states of "A", "B", "C", "D" and "E" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.



DRAM FAST-PAGE-MODE EARLY-WRITE CYCLE




DON'T CARE

W UNDEFINED

- READ cycles or READ-MODIFY-WRITE cycles can be mixed with WRITE cycles while in FAST-PAGE-MODE.
- 2. The logic states of "A", "B", "C", "D" and "E" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.



DRAM FAST-PAGE-MODE READ-WRITE CYCLE (READ-MODIFY-WRITE OR LATE-WRITE CYCLES)




DON'T CARE

W UNDEFINED

- READ or WRITE cycles can be mixed with READ-MODIFY-WRITE cycles while in FAST-PAGE-MODE. Use the Write Function Table to determine the proper DSF state for the desired WRITE operation.
- 2. The logic states of "A", "B", "C" and "D" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.




DRAM RAS-ONLY REFRESH CYCLE (ADDR = A0-A8)



DON'T CARE

W UNDEFINED


CBR REFRESH CYCLE



NOTE: 1. The MT42C8255 operates with MEWE and DSF = "don't care," but to ensure compatibility with all 2 Meg VRAM feature sets, it is recommended that they be HIGH ("1").



DRAM HIDDEN-REFRESH CYCLE




- 1. A HIDDEN-REFRESH may also be performed after a WRITE or TRANSFER cycle. In this case, $\overline{\text{ME/WE}} = \text{LOW}$ (when $\overline{\text{CAS}}$ goes LOW) and $\overline{\text{TR/OE}} = \text{HIGH}$. In the TRANSFER case, $\overline{\text{TR/OE}} = \text{LOW}$ (when $\overline{\text{RAS}}$ goes LOW) and the DQ pins stay High-Z during the refresh period, regardless of $\overline{\text{TR/OE}}$.
- 2. The MT42C8255 operates with ME/WE and DSF = "don't care," but to ensure compatibility with all 2 Meg VRAM feature sets, it is recommended that they be HIGH ("1").



READ TRANSFER 3 (DRAM-TO-SAM TRANSFER)

(When serial part was previously High-Z or SC idle)




₩ undefined

- 1. There must be no rising edges on the SC input during this time period.
- 2. QSF = 0 when the Lower SAM (bits 0-255) is being accessed. QSF = 1 when the Upper SAM (bits 256-511) is being accessed.
- 3. If tTLH is timing for the $\overline{TR}/(\overline{OE})$ rising edge, the transfer is self-timed and the tCSD and tRSD times must be met. If ¹RTH is timing for the TR/(OE) rising edge, the transfer is done off of the TR/(OE) rising edge and ^tTSD must be met.




REAL-TIME READ TRANSFER (DRAM-TO-SAM TRANSFER)



- The SE pulse is shown to illustrate the SERIAL OUTPUT ENABLE and DISABLE timing. It is not required.
- 2. QSF = 0 when the Lower SAM (bits 0–255) is being accessed. QSF = 1 when the Upper SAM (bits 256–511) is being accessed.


SPLIT READ TRANSFER (SPLIT DRAM-TO-SAM TRANSFER)



NOTE: 1. QSF = 0 when the Lower SAM (bits 0–255) is being accessed.

QSF = 1 when the Upper SAM (bits 256–511) is being accessed.

SAM SERIAL OUTPUT



DON'T CARE

W UNDEFINED