

# MB81C1000-70L/-80L/-10L/-12L

## CMOS 1.048,576 BIT FAST PAGE MODE DYNAMIC RAM

### CMOS 1M x 1 Bit Fast Page Mode DRAM

The Fujitsu MB81C1000 is a CMOS, fully decoded dynamic RAM organized as 1,048,576 words x 1 bit. The MB81C1000 has been designed for mainframe memories, buffer memories, peripheral storage and memory systems of battery operated computers requiring very low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology gives the MB81C1000 high α-ray soft error immunity and extended refresh time. CMOS technology is used in the peripheral circuits to provide low power dissipation and high speed operation.

This specification applies to the BC die revision that was developed to realize faster access time. Faster speed versions (70 and 80 ns) are available on this chip.

### **Features**

Parameter	MB81C1000 -70L	MB81C1000 -80L	MB81C1000 -10L	MB81C1000 -12L					
RAS Access Time	70 ns max.	80 ns max.	100 ns max.	120 ns max.					
Random Cycle Time	140 ns min.	155 ns min.	180 ns min.	210 ns min.					
Address Access Time	43 ns max.	45 ns max.	50 ns max.	60 ns max.					
CAS Access Time	25 ns max.	25 ns max.	25 ns max.	35 ns max.					
Fast Page Mode Cycle Time	53 ns min.	55 ns min.	60 ns min.	70 ns min.					
Low Power Dissipation  Operating Current	396 mW max.								
Standby Current	8.3 mW max. (TTL level)/1.4 mW max. (CMOS level)								


- 1,048,576 words x 1 bit organization
- Silicon gate, CMOS, 3D—Stacked Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 64 ms
- Common I/O capability by using early write
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast Page Mode, Read-Modify-Write capability
- On-chip substrate bias generator for high performance

### Absolute Maximum Ratings (See Note)


Parameter		Symbol	Value	Unit
Voltage at any pin relative to V	'ss	V <sub>IN.</sub> V <sub>OUT</sub>	-1 to +7	٧
Voltage of V <sub>CC</sub> supply relative	to V <sub>SS</sub>	Vcc	-1 to +7	٧
Power Dissipation	PD	1.0	W	
Short Circuit Output Current		_	50	mA
Storage Temperature Ceram		T <sub>STG</sub>	-55 to +150	°c
	Plastic		-55 to +125	

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Copyright © 1990 by FUJITSU LIMITED and Fujitsu Microelectronics, Inc.




This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high immediance circuit.



# **CAPACITANCE** (T<sub>A</sub> = 25°C, f = 1MHz)

Parameter	Symbol	Тур	Мах	Unit
Input Capacitance, A0 to A9, D <sub>IN</sub>	C <sub>IN1</sub>	_	5	pF
Input Capacitance, RAS, CAS, WE	C <sub>IN2</sub>	_	5	pF
Output Capacitance, D OUT	C <sub>OUT</sub>	-	5	pF

# PIN ASSIGNMENTS AND DESCRIPTIONS



# RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Тур	Max	Unit	Amblent Operating Temp		
Supply Voltage	П	V <sub>CC</sub>	4.5	5.0	5.5				
	ت ــــــــــــــــــــــــــــــــــــ	V <sub>SS</sub>	0	0	0	·			
Input High Voltage, all inputs	1	VIH	2.4	_	6.5	V	0 °C to +70 °C		
Input Low Voltage, all inputs	1	VIL	-2.0	_	0.8	٧			

### **FUNCTIONAL OPERATION**

### **ADDRESS INPUTS**

Twenty input bits are required to decode any one of 1,048,576 cell addresses in the memory matrix. Since only ten address bits are available, the column and row inputs are separately strobed by CAS and RAS as shown in Figure 1. First, nine row address bits are input on pins A0—through—A9 and latched with the row address strobe (RAS) then, ten column address bits are input and latched with the column address strobe (CAS). Both row and column addresses must be stable on or before the falling edge of CAS and RAS, respectively. The address latches are of the flow—through type; thus, address information appearing after trank (min)+ tr is automatically treated as the column address.

### WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

### **DATA INPUT**

Data is written into the MB81C1000 during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of CAS or WE. In an early write cycle, data input is strobed by CAS, and set up and hold times are referenced to CAS. In a delayed write or read-modify-write cycle, WE is set low after CAS. Thus, data input is strobed by WE, and set up and hold times are referenced to WE.

### **DATA OUTPUT**

The three—state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

tRAC: from the falling edge of RAS when tRCD (max) is satisfied.

tCAC: from the falling edge of CAS when tRCD is greater than tRCD, tRAD (max).

tAA : from column address input when that is greater then that (max).

# DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Notes 3

Parameter Notes		Symbol	Conditions				
		- Symoon	Conditions	Min	Тур	Max	Unit
Output high voltage		V <sub>OH</sub> IOH = -5 mA		2.4	_	_	v
Output low voltage		V <sub>OL</sub>	IOL = 4.2 mA		T	0.4	1
Input leakage current	(any input)	ا ارد)	0V ≤ VIN ≤ 5.5V; 4.5V ≤ VCC ≤ 5.5V; VSS=0V;All other pins not under test =0V	-10		10	μА
Output leakage curren		1 O(L)	0V ≤ VOUT ≤ 5.5V; Data out disabled	-10	_	10	
_	MB81C1000-70L					72	
Operating current (Average power	MB81C1000-80L	10.0	RAS & CAS cycling;			65	1 .
supply current) 2	MB81C1000-10L	ICC <sub>1</sub>	t <sub>RC</sub> = min	-	_	55	m <b>A</b>
	MB81C1000-12L					47	
Standby current (Power supply	TTL level	ICC <sub>2</sub>	RAS=CAS=VIH			1.5	mA
current)	CMOS level	1002	RAS=CAS ≥ VCC-0.2V	_	_	250	μА
	MB81C1000-70L	ICC 3				60	
Refresh current #1 (Average power	MB81C1000-80L		CAS=VIH, RAS cycling; t <sub>RC</sub> = min	_	_	56	
supply current) 2	MB81C1000-10L				-	50	m <b>A</b>
	MB81C1000-12L					45	
	MB81C1000-70L			_		39	
Fast Page Mode current	MB81C1000-80L	ICC.	RAS = VIL, CAS			37	
2	MB81C1000-10L		cycling; t <sub>PC</sub> = min		_	33	m <b>A</b>
	MB81C1000-12L					28	
Refresh current	MB81C1000-70L		RAS cycling			60	
#2 (Average power	MB81C1000-80L	ICC 5	CAS-before-RAS:		_	56	
supply current) 2	MB81C1000-10L		t <sub>RC</sub> = min	_	_	50	m <b>A</b>
MB81C1000-12L				45			
Battery Back up	MB81C1000-70L		RAS cycling ; CAS-before-RAS ;				· · · · · ·
current	MB81C1000-80L	ICC 6	trc =125 us, tras =min.	_		250	μА
(Average power supply current)	MB81C1000-10L	l	to 1 μs, D <sub>OUT</sub> =open. Other pin ≥ Vcc–0.2V or				! **
	MB81C1000-12L		≤ 0.2V				

MB81C1000-70L MB81C1000-80L MB81C1000-10L MB81C1000-12L

## **AC CHARACTERISTICS**

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

	No. Downster No.		MB81C1000-70L		MB81C1000-80L				MB81C1000-12L		Unit
No.	Parameter Notes	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
1	Time Between Refresh	t <sub>REF</sub>		64	_	64	_	64	_	64	ms
2	Random Read/Write Cycle Time	t <sub>AC</sub>	140		155		180	1	210		ns
3	Read-Modify-Write Cycle Time	t <sub>awc</sub>	167	-	182	-	210	_	245	1	ns
4	Access Time from RAS 6,9	t <sub>RAC</sub>	_	70		80	_	100	_	120	ns
5	Access Time from CAS 7,9	t <sub>CAC</sub>		25		25		25	_	35	ns
6	Column Address Access Time 8,9	t <sub>AA</sub>		43	_	45		50	_	60	ns
7	Output Hold Time	t <sub>oh</sub>	7		7		7		7		ns
8	Output Buffer Turn on Delay Time	ton	5	_	5	_	5	_	5	_	ns
9	Output Buffer Turn off Delay Time 10	toff		25	_	25		25		25	ns
10	Transition Time	t <sub>T</sub>	3	50	3	50	3	50	3	50	ns
11	RAS Precharge Time	t <sub>RP</sub>	60	-	65	_	70	-	80	_	ns
12	RAS Pulse Width	t <sub>RAS</sub>	70	100000	80	100000	100	100000	120	100000	ns
13	RAS Hold Time	t <sub>ASH</sub>	25	***	25	-	25	_	35	+	ns
14	CAS to RAS Precharge Time	t <sub>CRP</sub>	0	_	0	-	0	_	0	-	ns
15	RAS to CAS Delay Time 11,12	t <sub>RCD</sub>	20	45	22	55	25	75	25	85	ns
16	CAS Pulse Width	tcas	25		25		25	_	35	-	ns
17	CAS Hold Time	t <sub>csh</sub>	70	_	80	_	100	-	120	_	ns
18	CAS Precharge Time (C-B-R cycle) 17	t <sub>CPN</sub>	10	_	10	-	10	_	15	_	ns
19	Row Address Set Up Time	t <sub>ASR</sub>	0	_	0	_	0		0	_	ns
20	Row Address Hold Time	t RAH	10	_	12	-	15	_	15	_	ns
21	Column Address Set Up Time	t ASC	0	-	0	_	0	_	0	_	ns
22	Column Address Hold Time	t <sub>cah</sub>	15	_	15	_	15	_	20	-	ns
23	RAS to Column Address Delay Time 13	t RAD	15	27	17	35	20	50	20	60	ns
24	Column Address to RAS Lead Time	tRAL	43		45	1	50		60	1	ns
25	Read Command Set Up Time	t <sub>RCS</sub>	0	1	0	1	0	1	0	I	ns
26	Read Command Hold Time Referenced to RAS	t <sub>RRH</sub>	0	_	0	1	0	_	0	1	ns
27	Read Command Hold Time Referenced to CAS	t <sub>ach</sub>	0	_	0	-	0		0	_	ns
28	Write Command Set Up Time 15	twcs	0		0		0		0		ns
29	Write Command Hold Time	twon	15		15	_	15	_	20	_	ns
30	WE Pulse Width	t wp	15	_	15	_	15	_	20	_	ns
31	Write Command to RAS Lead Time	t <sub>RWL</sub>	22		22	-	25	_	30		ns
32	Write Command to CAS Lead Time	t <sub>cwL</sub>	17		17		20		25		ns
33	DIN Set Up Time	tos	0		0	_	0	_	0	_	ns
34	DIN Hold Time	t <sub>DH</sub>	15	_	15	_	15		20	_	ns

### AC CHARACTERISTICS (Continued)


(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

				MB81C1000-70L		MB81C1000-80L		MB81C1000-10L		MB81C1000-12L		Unit
No.	Parameter	Notes	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Villa
35	RAS to WE Delay Time	15	t <sub>RWD</sub>	70	-	80	_	100	_	120	1	ns
36	CAS to WE Delay Time	15	t <sub>cwD</sub>	25	_	25	-	25		35	_	ns
37	Column Address to WE Delay Time	15	t <sub>AWD</sub>	43	_	45	1	50	1	60	_	ns
38	RAS Precharge Time to CAS Active Time (Refresh Cycles)		t RPC	0		0	1	0	1	o	_	ns
39	CAS Set Up Time for CAS before - RAS Refresh		t csn	0	1	0	1	0	ı	0	_	ns
40	CAS Hold Time for CAS-before - RAS Refresh		t chr	15	1	15	l	15	1	20	-	ns
41	Access Time from CAS (Counter Test Cycle)		t cat	-	43	_	45	-	50	_	60	ns
50	Fast Page Mode Read/Write Cycle Time		t PC	53	ı	55	1	60	1	70	_	ns
51	Fast Page Mode Read-Modify- Write Cycle Time		t prwc	75	1	77	1	85	ı	100	_	ns
52	Access Time from CAS Precharge	9,16	t cpa		53	-	55	_	60	_	70	ns
53	Fast Page Mode CAS Precharge Time		t cp	10	-	10	_	10	_	15	_	ns

### Notes:

- Referenced to VSS
- Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
   Icc depends on the number of address change as RAS = Vil. and TAS = Vil.
  - Icc1, Icc3 and Iccs are specified at three time of address change during RAS = VIL and CAS = VIH.
  - Iccx is specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$ .
- An Initial pause (RAS = CAS = VIH) of 200µs is required after power-up followed by any eight RAS -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS -before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume t<sub>T</sub> = 5ns.
- V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Also transition times are measured between V<sub>IH</sub> (min) and V<sub>IL</sub> (max).
- Assumes that troco≤ troc (max), traco≤ traco (max). If troco is greater than the maximum recommended value shown in this table, trace will be increased by the amount that troco exceeds the value shown. Refer to Fig. 2 and 3.
- If trcD≥trcD (max), traD≥traD (max), and tasc≥taA -tcac t T, access time is tcac.
- If trad ≥ trad (max) and tasc ≤ taa -tcac -t T, access time is
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- toff and tofz is specified that output buffer change to high impedance state.

- 11. Operation within the trace (max) limit ensures that trace (max) can be met. trace (max) is specified as a reference point only; if trace is greater than the specified trace (max) limit, access time is controlled exclusively by trace or trace.
- 12. tRCD (min) = tRAH (min)+ 2t + tASC (min).
- 13. Operation wit10.toff and toez is specified that output buffer change to high impedance state.hin the trab (max) limit ensures that trac (max) can be met. trab (max) is specified as a reference point only; if trab is greater than the specified trab (max) limit, access time is controlled exclusively by tcac or trab.
- 14. Either tran or track must be satisfied for a read cycle
- 15. t wcs , t cwo , t,nwo and tawo are not a restrictive operating parameter. They are included in the data sheet as an electrical characteristic only. If twcs > t wcs (min), the cycle is an early write cycle and Dout pin will maintain high impedance state thoughout the entire cycle. If t cwo > t cwo (min), t nwo > t nwo (min), and t nwo > t nwo (min), the cycle is a read modify—write cycle and data from the selected cell will apper at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin , and write operation can be exected by satisfying trut, , t cwt. , and tnat. specifications.
- 16 topa is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if top is long, topa is longer than topa (max).
- Assumes that CAS -before RAS refresh, CAS -before RAS refresh counter test cycle only.





# **FUNCTIONAL TRUTH TABLE**


	2000	Clock Input			Address input		ata		
Operation Mode	RAS	CAS	WE	Row	Column	Input	Output	Refresh	Note
Standby	н	н	х			_	High-Z		
Read Cycle	L	L	Н	Valid	Valid	_	Valid	*1 Yes	t <sub>RCS</sub> ≥ t <sub>RCS</sub> (min)
Write Cycle (Early Write)	L	L	L	Valid	Valid	Valid	High-Z	Yes *1	t wcs≥ t wcs(min)
Read-Modify-Write Cycle	L	L	H→L	Valid	Valid	X → Valid	Valid	Yes 1	t <sub>CWD</sub> ≥ t <sub>CWD</sub> (min)
RAS-only Refresh Cycle	L	н	х	Valid		_	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	х	_	-	_	High-Z	Yes	t <sub>CSR</sub> ≥ t <sub>CSR</sub> (min)
Hidden Refresh Cycle	H→L	L	х	_	-	_	Valid	Yes	Previous data is kept


### Notes:


X: "H" or "L"
11: It is impossible in Fast Page Mode.




















Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycleat each of 512 row addresses every 64-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, Dout pin is kept in a high-impedance state.




CAS-before-RAS refresh operation.






## **PACKAGE DIMENSIONS**




# PACKAGE DIMENSIONS (Continued)




# PACKAGE DIMENSIONS (Continued)

(Suffix: -PJ)



# PACKAGE DIMENSIONS (Continued)

(Suffix: -PSZ)



2