



WAFERSCALE INTEGRATION, INC.

**WS27C210L**

**PRELIMINARY**

T-46-13-29

## 1 Meg (64K x 16) CMOS EPROM

### KEY FEATURES

- **Ultra-High Performance**
  - 100 ns
- **Simplified Upgrade Path**
  - V<sub>PP</sub> and PGM Are "Don't Care" During Normal Read Operation
  - Expandable to 8M Bits
- **EPI Processing**
  - Latch-Up Immunity to 200 mA
  - ESD Protection Exceeds 2000 Volts
- **JEDEC Standard Pin Configuration**
  - 40 Pin Dip Package
  - 44 Pin Chip Carrier



### GENERAL DESCRIPTION

The WS27C210L is an ultra-high performance, 1,048,576-bit Electrically Programmable UV Erasable Read Only Memory. It is organized as 64 K-words of 16 bits each. The 100 ns access time of the WS27C210L enables it to operate in high performance systems. The "Don't Care" feature during read operations enables memory expansions up to 8M bits with no printed circuit board changes.

High performance microprocessors such as the 80386 and 68020 require sub-120 ns memory access times to operate at or near full speed. The WS27C210L enables such systems to incorporate operating systems and/or applications software into EPROM. This in turn enhances system utility by freeing up valuable RAM space for data or other program store and eliminating disk accesses for the EPROM resident routines.

The WS27C210L pin configuration was established to allow memory upgrades to 8M bits without hardware changes to the printed circuit board. Pins 1 and 39 are "don't care" during normal read operation. This enables higher order addresses to be connected to these pins. When higher density memories are required, the printed circuit board is ready to accept the higher density device with no hardware changes.

The WS27C210L is part of a high density EPROM family which spans densities from 64K to 4 Meg.

The WS27C210L is manufactured using WSI's advanced CMOS technology.

### PRODUCT SELECTION GUIDE

PARAMETER	27C210L-10	27C210L-12	27C210L-15	27C210L-20
Address Access Time (Max)	100 ns	120 ns	150 ns	200 ns
Chip Select Time (Max)	100 ns	120 ns	150 ns	200 ns
Output Enable Time (Max)	30 ns	35 ns	40 ns	40 ns

**ABSOLUTE MAXIMUM RATINGS\***

Storage Temperature ..... -65°C to +125°C  
 Voltages on Any Pin with  
 Respect to Ground ..... -0.6V to +7V  
 $V_{PP}$  with Respect to Ground ..... -0.6V to +14V  
 $V_{CC}$  Supply Voltage with  
 Respect to Ground ..... -0.6V to +7V  
 ESD Protection ..... > 2000V

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**OPERATING RANGE**

RANGE	TEMPERATURE	$V_{CC}$	TOLERANCE
Commercial	0°C to +70°C	+5V	±5% or ±10%
Military	-55°C to +125°C	+5V	±10%

**DC READ CHARACTERISTICS** Over Operating Range with  $V_{PP} = V_{CC}$ .

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNITS
$V_{IL}$	Input Low Level		-0.5	0.8	V
$V_{IH}$	Input High Level		2.0	$V_{CC} + 1$	V
$V_{OL}$	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$		0.4	V
$V_{OH}$	Output High Voltage	$I_{OH} = -400 \mu\text{A}$	3.5		V
$I_{SB1}^{(3)}$	$V_{CC}$ Standby Current (CMOS)	$\overline{CE} = V_{CC} \pm 0.3V$		100	$\mu\text{A}$
$I_{SB2}$	$V_{CC}$ Standby Current	$\overline{CE} = V_{IH}$		1	mA
$I_{CC}^{(1)}$	$V_{CC}$ Active Current	$\overline{CE} = \overline{OE} = V_{IL}$	F = 5 MHz	60	mA
			F = 8 MHz	70	
$I_{PP}$	$V_{PP}$ Supply Current	$V_{PP} = V_{CC}$		100	$\mu\text{A}$
$V_{PP}$	$V_{PP}$ Read Voltage		$V_{CC} - 0.4$	$V_{CC}$	V
$I_{LI}$	Input Load Current	$V_{IN} = 5.5V \text{ or Gnd}$	-1	1	$\mu\text{A}$
$I_{LO}$	Output Leakage Current	$V_{OUT} = 5.5V \text{ or Gnd}$	-10	10	$\mu\text{A}$

**AC READ CHARACTERISTICS** Over Operating Range with  $V_{PP} = V_{CC}$ .

SYMBOL	PARAMETER	-10		-12		-15		-20		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{ACC}$	Address to Output Delay		100		120		150		200	ns
$t_{CE}$	$\overline{CE}$ to Output Delay		100		120		150		200	
$t_{OE}$	$\overline{OE}$ to Output Delay		30		35		40		40	
$t_{DF}^{(2)}$	Output Disable to Output Float		30		35		40		40	
$t_{OH}^{(2)}$	Output Hold From Addresses, $\overline{CE}$ or $\overline{OE}$ , Whichever Occurred First	0		0		0		0		


NOTES:

1. The supply current is the sum of  $I_{CC}$  and  $I_{PP}$ . The maximum current value is with Outputs  $O_0$  to  $O_7$  unloaded.
2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.
3. CMOS inputs:  $V_{IL} = GND \pm 0.3V$ ,  $V_{IH} = V_{CC} \pm 0.3V$ .



AC READ TIMING DIAGRAM

T-46-13-29




NOTES:

4. This parameter is only sampled and is not 100% tested.
5. Typical values are for  $T_A = 25^\circ C$  and nominal supply voltages.
6.  $\overline{OE}$  may be delayed up to  $t_{CE} - t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$ .


CAPACITANCE<sup>(4)</sup>  $T_A = 25^\circ C, f = 1 \text{ MHz}$

SYMBOL	PARAMETER	CONDITIONS	TYP <sup>(5)</sup>	MAX	UNITS
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	4	6	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0V$	8	12	pF
$C_{VPP}$	$V_{PP}$ Capacitance	$V_{PP} = 0V$	18	25	pF

A.C. TESTING INPUT/OUTPUT WAVEFORM



A.C. TESTING LOAD CIRCUIT



WS27C210L

T-46-13-29

DIP PIN CONFIGURATIONS


						WS27C210L									
8 Mbit	4 Mbit	2 Mbit	512K	57C257	57C65			57C65	57C257	512K	2 Mbit	4 Mbit	8 Mbit		
A <sub>18</sub>	XX/V <sub>PP</sub>	XX/V <sub>PP</sub>	XX/V <sub>PP</sub>	XX/V <sub>PP</sub>	XX/V <sub>PP</sub>	XX/V <sub>PP</sub>	1	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>		
$\overline{CE}/PGM$	$\overline{CE}/PGM$	$\overline{CE}$	$\overline{CE}$	$\overline{CE}$	$\overline{CE}$	$\overline{CE}$	2	XX/PGM	XX/PGM	XX/PGM	XX/PGM	A <sub>17</sub>	A <sub>17</sub>		
O <sub>15</sub>	O <sub>15</sub>	O <sub>15</sub>	O <sub>15</sub>	O <sub>15</sub>	O <sub>15</sub>	O <sub>15</sub>	3	NC	NC	NC	A <sub>16</sub>	A <sub>16</sub>	A <sub>16</sub>		
O <sub>14</sub>	O <sub>14</sub>	O <sub>14</sub>	O <sub>14</sub>	O <sub>14</sub>	O <sub>14</sub>	O <sub>14</sub>	4	A <sub>15</sub>	NC	NC	A <sub>15</sub>	A <sub>15</sub>	A <sub>15</sub>		
O <sub>13</sub>	O <sub>13</sub>	O <sub>13</sub>	O <sub>13</sub>	O <sub>13</sub>	O <sub>13</sub>	O <sub>13</sub>	5	A <sub>14</sub>	NC	NC	A <sub>14</sub>	A <sub>14</sub>	A <sub>14</sub>		
O <sub>12</sub>	O <sub>12</sub>	O <sub>12</sub>	O <sub>12</sub>	O <sub>12</sub>	O <sub>12</sub>	O <sub>12</sub>	6	A <sub>13</sub>	NC	A <sub>13</sub>	A <sub>13</sub>	A <sub>13</sub>	A <sub>13</sub>		
O <sub>11</sub>	O <sub>11</sub>	O <sub>11</sub>	O <sub>11</sub>	O <sub>11</sub>	O <sub>11</sub>	O <sub>11</sub>	7	A <sub>12</sub>	NC	A <sub>12</sub>	A <sub>12</sub>	A <sub>12</sub>	A <sub>12</sub>		
O <sub>10</sub>	O <sub>10</sub>	O <sub>10</sub>	O <sub>10</sub>	O <sub>10</sub>	O <sub>10</sub>	O <sub>10</sub>	8	A <sub>11</sub>	A <sub>11</sub>	A <sub>11</sub>	A <sub>11</sub>	A <sub>11</sub>	A <sub>11</sub>		
O <sub>9</sub>	O <sub>9</sub>	O <sub>9</sub>	O <sub>9</sub>	O <sub>9</sub>	O <sub>9</sub>	O <sub>9</sub>	9	A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>		
O <sub>8</sub>	O <sub>8</sub>	O <sub>8</sub>	O <sub>8</sub>	O <sub>8</sub>	O <sub>8</sub>	O <sub>8</sub>	10	A <sub>9</sub>	A <sub>9</sub>	A <sub>9</sub>	A <sub>9</sub>	A <sub>9</sub>	A <sub>9</sub>		
GND	GND	GND	GND	GND	GND	GND	11	GND	GND	GND	GND	GND	GND		
O <sub>7</sub>	O <sub>7</sub>	O <sub>7</sub>	O <sub>7</sub>	O <sub>7</sub>	O <sub>7</sub>	O <sub>7</sub>	12	A <sub>8</sub>	A <sub>8</sub>	A <sub>8</sub>	A <sub>8</sub>	A <sub>8</sub>	A <sub>8</sub>		
O <sub>6</sub>	O <sub>6</sub>	O <sub>6</sub>	O <sub>6</sub>	O <sub>6</sub>	O <sub>6</sub>	O <sub>6</sub>	13	A <sub>7</sub>	A <sub>7</sub>	A <sub>7</sub>	A <sub>7</sub>	A <sub>7</sub>	A <sub>7</sub>		
O <sub>5</sub>	O <sub>5</sub>	O <sub>5</sub>	O <sub>5</sub>	O <sub>5</sub>	O <sub>5</sub>	O <sub>5</sub>	14	A <sub>6</sub>	A <sub>6</sub>	A <sub>6</sub>	A <sub>6</sub>	A <sub>6</sub>	A <sub>6</sub>		
O <sub>4</sub>	O <sub>4</sub>	O <sub>4</sub>	O <sub>4</sub>	O <sub>4</sub>	O <sub>4</sub>	O <sub>4</sub>	15	A <sub>5</sub>	A <sub>5</sub>	A <sub>5</sub>	A <sub>5</sub>	A <sub>5</sub>	A <sub>5</sub>		
O <sub>3</sub>	O <sub>3</sub>	O <sub>3</sub>	O <sub>3</sub>	O <sub>3</sub>	O <sub>3</sub>	O <sub>3</sub>	16	A <sub>4</sub>	A <sub>4</sub>	A <sub>4</sub>	A <sub>4</sub>	A <sub>4</sub>	A <sub>4</sub>		
O <sub>2</sub>	O <sub>2</sub>	O <sub>2</sub>	O <sub>2</sub>	O <sub>2</sub>	O <sub>2</sub>	O <sub>2</sub>	17	A <sub>3</sub>	A <sub>3</sub>	A <sub>3</sub>	A <sub>3</sub>	A <sub>3</sub>	A <sub>3</sub>		
O <sub>1</sub>	O <sub>1</sub>	O <sub>1</sub>	O <sub>1</sub>	O <sub>1</sub>	O <sub>1</sub>	O <sub>1</sub>	18	A <sub>2</sub>	A <sub>2</sub>	A <sub>2</sub>	A <sub>2</sub>	A <sub>2</sub>	A <sub>2</sub>		
O <sub>0</sub>	O <sub>0</sub>	O <sub>0</sub>	O <sub>0</sub>	O <sub>0</sub>	O <sub>0</sub>	O <sub>0</sub>	19	A <sub>1</sub>	A <sub>1</sub>	A <sub>1</sub>	A <sub>1</sub>	A <sub>1</sub>	A <sub>1</sub>		
$\overline{OE}/V_{PP}$	$\overline{OE}$	$\overline{OE}$	$\overline{OE}$	$\overline{OE}$	$\overline{OE}$	$\overline{OE}$	20	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>		

NOTE: Compatible EPROM pin configurations are shown in the blocks adjacent to the WS27C210L pins.

PIN NAMES

A <sub>0</sub> -A <sub>15</sub>	Addresses
$\overline{CE}$	Chip Enable
$\overline{OE}$	Output Enable
O <sub>0</sub> -O <sub>15</sub>	Outputs
NC	No Connection
XX	Don't Care (During Read)
PGM	Program

LCC PIN CONFIGURATION (TOP)



**PROGRAMMING INFORMATION**

T-46-13-29

**DC CHARACTERISTICS** ( $T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{CC} = 6.2\text{V} \pm 0.25\text{V}$ ,  $V_{PP} = 12.75 \pm 0.25\text{V}$ )

PARAMETER	SYMBOLS	MIN	MAX	UNIT
Input Leakage Current ( $V_{IN} = V_{CC}$ or Gnd)	$I_{LI}$	-10	10	$\mu\text{A}$
$V_{PP}$ Supply Current During Programming Pulse ( $\overline{CE} = \overline{PGM} = V_{IL}$ )	$I_{PP}$		60	mA
$V_{CC}$ Supply Current	$I_{CC}$		50	mA
Input Low Level	$V_{IL}$	-0.1	0.8	V
Input High Level	$V_{IH}$	2.0	$V_{CC} + 0.3$	V
Output Low Voltage During Verify ( $I_{OL} = 2.1\text{ mA}$ )	$V_{OL}$		0.4	V
Output High Voltage During Verify ( $I_{OH} = -400\ \mu\text{A}$ )	$V_{OH}$	3.5		V




- NOTES:
- $V_{CC}$  must be applied either coincidentally or before  $V_{PP}$  and removed either coincidentally or after  $V_{PP}$ .
  - $V_{PP}$  must not be greater than 14 volts including overshoot. During  $\overline{CE} = \overline{PGM} = V_{IL}$ ,  $V_{PP}$  must not be switched from 5 volts to 12.75 volts or vice-versa.
  - During power up the PGM pin must be brought high ( $\geq V_{IH}$ ) either coincident with or before power is applied to  $V_{PP}$ .

**AC CHARACTERISTICS** ( $T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{CC} = 6.2\text{V} \pm 0.25\text{V}$ ,  $V_{PP} = 12.75 \pm 0.25\text{V}$ )

PARAMETER	SYMBOLS	MIN	TYP	MAX	UNIT
Address Setup Time	$t_{AS}$	2			$\mu\text{s}$
Output Enable Setup Time	$t_{OES}$	2			$\mu\text{s}$
Data Setup Time	$t_{OS}$	2			$\mu\text{s}$
Address Hold Time	$t_{AH}$	0			$\mu\text{s}$
Data Hold Time	$t_{OH}$	2			$\mu\text{s}$
Chip Disable to Output Float Delay	$t_{DF}$	0		55	ns
Data Valid From Output Enable	$t_{OE}$			55	ns
$V_{PP}$ Setup Time/ $\overline{CE}$ Setup Time	$t_{VS}/t_{CES}$	2			$\mu\text{s}$
PGM Pulse Width	$t_{PW}$	0.1		4	ms

**PROGRAMMING WAVEFORM**



WS27C210L

T-46-13-29

**MODE SELECTION**

The modes of operation of the WS27C210L are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for  $V_{PP}$  and on  $A_9$  for device signature.

**Table 1. Modes Selection**

MODE	PINS	$\overline{CE}$	$\overline{OE}$	$\overline{PGM}$	$A_9$	$A_0$	$V_{PP}$	$V_{CC}$	OUTPUTS
Read		$V_{IL}$	$V_{IL}$	$X^{(10)}$	X	X	X	5.0V	$D_{OUT}$
Output Disable		X	$V_{IH}$	X	X	X	X	5.0V	High Z
Standby		$V_{IH}$	X	X	X	X	X	5.0V	High Z
Programming		$V_{IL}$	$V_{IH}$	$V_{IL}$	X	X	$V_{PP}$	6.2V	$D_{IN}$
Program Verify		$V_{IL}$	$V_{IL}$	$V_{IH}$	X	X	$V_{PP}$	6.2V	$D_{OUT}$
Program Inhibit		$V_{IH}$	X	X	X	X	$V_{PP}$	6.2V	High Z
Signature	Manufacturer <sup>(12)</sup>	$V_{IL}$	$V_{IL}$	X	$V_H^{(11)}$	$V_{IL}$	X	5.0V	23 H
	Device <sup>(12)</sup>	$V_{IL}$	$V_{IL}$	X	$V_H^{(11)}$	$V_{IH}$	X	5.0V	C9 H

NOTES: 10. X can be  $V_{IL}$  or  $V_{IH}$  11.  $V_H = V_{PP}$  12.  $A_1-A_8, A_{10}-A_{15} = V_{IL}$

**PROGRAMMING/ERASURE/PROGRAMMERS**

Refer to Section 5.

**ORDERING INFORMATION**

PART NUMBER	SPEED (ns)	PACKAGE TYPE	PACKAGE DRAWING	OPERATING RANGE		WSI MANUFACTURING PROCEDURE
				TEMPERATURE	$V_{CC}$	
WS27C210L-10D/5*	100	40 Pin CERDIP, 0.6"	D3	Comm'l	±5%	Standard
WS27C210L-10J/5*	100	44 Pin PLDCC	J2	Comm'l	±5%	Standard
WS27C210L-12CMB*	120	44 Pad CLLCC	C3	Military	±10%	MIL-STD-883C
WS27C210L-12D	120	40 Pin CERDIP, 0.6"	D3	Comm'l	±10%	Standard
WS27C210L-12DMB*	120	40 Pin CERDIP, 0.6"	D3	Military	±10%	MIL-STD-883C
WS27C210L-12J	120	44 Pin PLDCC	J2	Comm'l	±10%	Standard
WS27C210L-12L	120	44 Pin CLDCC	L4	Comm'l	±10%	Standard
WS27C210L-12LMB*	120	44 Pin CLDCC	L4	Military	±10%	MIL-STD-883C
WS27C210L-15CMB	150	44 Pad CLLCC	C3	Military	±10%	MIL-STD-883C
WS27C210L-15D	150	40 Pin CERDIP, 0.6"	D3	Comm'l	±10%	Standard
WS27C210L-15DMB	150	40 Pin CERDIP, 0.6"	D3	Military	±10%	MIL-STD-883C
WS27C210L-15J	150	44 Pin PLDCC	J2	Comm'l	±10%	Standard
WS27C210L-15L	150	44 Pin CLDCC	L4	Comm'l	±10%	Standard
WS27C210L-15LMB	150	44 Pin CLDCC	L4	Military	±10%	MIL-STD-883C
WS27C210L-20CMB	200	44 Pad CLLCC	C3	Military	±10%	MIL-STD-883C
WS27C210L-20D	200	40 Pin CERDIP, 0.6"	D3	Comm'l	±10%	Standard
WS27C210L-20DMB	200	40 Pin CERDIP, 0.6"	D3	Military	±10%	MIL-STD-883C
WS27C210L-20J	200	44 Pin PLDCC	J2	Comm'l	±10%	Standard
WS27C210L-20L	200	44 Pin CLDCC	L4	Comm'l	±10%	Standard
WS27C210L-20LMB	200	44 Pin CLDCC	L4	Military	±10%	MIL-STD-883C

\*These products are Advance Information.

