

OKI Semiconductor

MSM514260/SL

262,144-Words x 16-Bits Dynamic RAM: Fast Page Mode Type

DESCRIPTION

The MSM514260/SL is a new generation dynamic RAM organized as 262,144 words by 16 bits. The technology used to fabricate the MSM514260/SL is OKI's CMOS silicon gate process technology. The device operates on a single +5 V power supply. Its I/O pins are TTL compatible.


FEATURES

- Silicon gate quadruple polysilicon CMOS, 1-transistor memory cell using advanced OKI process technology for high quality and reliability
- 262,144 words by 16 bits organization - Word size ideally suited for graphic applications. The wide bit organization allows higher data throughput and wider- bandwidth performance allowing better screen colors.
- Single +5 V supply, $\pm 10\%$ tolerance - Industry standard one power supply.
- Input: TTL compatible
- Output: TTL compatible, three-state, non-latch
- Refresh: 512 cycles/8 ms, 512 cycles/128ms (SL version) - has an extremely low standby power specification a 5:1 ratio, it is lower in current consumption than the standard versions.
- Fast page mode, read/write capability
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, hidden refresh, $\overline{\text{RAS}}$ only refresh capability
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self - refresh capability (SL version)


MSM514260/SL FAMILY

Part Number	Access Time (Max)			Cycle Time (Min)	Power Dissipation (Max)	
	t_{RAC}	t_{AA}	t_{CAC}		Operating	Standby
MSM514260/SL-70	70 ns	35 ns	20 ns	130 ns	880 mW	5.5 mW / 1.1 mW (SL version)
MSM514260/SL-80	80 ns	40 ns	20 ns	150 ns	770 mW	
MSM514260/SL-10	100 ns	50 ns	25 ns	180 ns	660 mW	

PIN CONFIGURATION




MSM514260/SL
40 Pin 400 mil SOJ



MSM514260/SL
40 Pin 475 mil ZIP

Pin Name	Function
A0 ~ A8	Address Input
RAS	Row Address Strobe
LCAS, UCAS	Column Address Strobe
DQ0 - DQ15	Data-In / Data-Out
OE	Output Enable
WE	Write Enable
VCC	Power Supply (+5V)
VSS	Ground (0V)
N.C.	No Connection

FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL TABLE

Input Pin					DQ Pin		Functional Mode
RAS	LCAS	UCAS	WE	OE	DQ0-DQ7	DQ8-DQ15	
H	—	—	—	—	High-Z	High-Z	Standby
L	H	H	—	—	High-Z	High-Z	Refresh
L	L	H	H	L	D _{OUT}	High-Z	Lower Byte Read
L	H	L	H	L	High-Z	D _{OUT}	Upper Byte Read
L	L	L	H	L	D _{OUT}	D _{OUT}	Word Read
L	L	H	L	H	D _{IN}	Don't Care	Lower Byte Write
L	H	L	L	H	Don't Care	D _{IN}	Upper Byte Write
L	L	L	L	H	D _{IN}	D _{IN}	Word Write
L	L	L	H	H	High-Z	High-Z	

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Condition	Value	Unit
Voltage on any pin relative to V _{SS}	V _T	T _a = 25°C	-1.0 ~ +7.0	V
Short circuit output current	I _{OS}	T _a = 25°C	50	mA
Power dissipation	P _D	T _a = 25°C	1	W
Operating temperature	T _{OPR}	—	0 ~ +70	°C
Storage temperature	T _{STG}	—	-55 ~ +150	°C

Recommended Operating Conditions

Parameter	Symbol	Condition	Rated Value			Unit
			Min	Typ	Max	
Power supply voltage	V _{CC}	—	4.5	5.0	5.5	V
	V _{SS}	—	0	0	0	
Input high voltage	V _{IH}	—	2.4	—	6.5	V
Input low voltage	V _{IL}	—	-1.0	—	0.8	V

Capacitance (T_a = 25°C, f = 1 MHz)

Parameter	Symbol	Condition	Typ	Max	Unit
Input capacitance (A0 ~ A8)	C _{IN1}	—	—	7	pF
Input capacitance (RAS, LCAS, UCAS, WE, OE)	C _{IN2}	—	—	7	pF
Output capacitance (DQ0 ~ DQ15)	C _{I/O}	—	—	10	pF

DC Characteristics (V_{CC} = 5 V ±10%, T_a = 0°C ~ +70°C)

Parameter	Symbol	Condition	MSM514260 / SL-70		MSM514260 / SL-80		MSM514260 / SL-10		Unit	Note	
			Min	Max	Min	Max	Min	Max			
Output high voltage	V _{OH}	I _{OH} = -5.0 mA	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V		
Output low voltage	V _{OL}	I _{OL} = 4.2 mA	0	0.4	0	0.4	0	0.4	V		
Input leakage current	I _{LI}	0 V ≤ V _I ≤ 6.5 V; All other pins not under test = 0 V	-10	10	-10	10	-10	10	μA		
Output leakage current	I _{LO}	D _{OUT} disable 0 V ≤ V _O ≤ 5.5 V	-10	10	-10	10	-10	10	μA		
Average power supply current (Operating)	I _{CC1}	RAS, CAS cycling, I _{RC} = min	—	160	—	140	—	120	mA	[1] [2]	
Power supply current (Standby)	I _{CC2}	RAS = V _{IH} , CAS = V _{IH} , D _{OUT} = High-Z	TTL	—	2	—	2	—	2	mA	
			MOS	—	1	—	1	—	1		
			—	—	200	—	200	—	200	μA	

DC Characteristics ($V_{CC} = 5 V \pm 10\%$, $T_a = 0^\circ C \sim +70^\circ C$) (Continued)

Parameter	Symbol	Condition	MSM514260 / SL-70		MSM514260 / SL-80		MSM514260 / SL-10		Unit	Note
			Min	Max	Min	Max	Min	Max		
Average power supply current (RAS only refresh)	I_{CC3}	RAS cycling, CAS = V_{IH} , $t_{RC} = \text{min}$	-	160	-	140	-	120	mA	[1][2]
Power supply current (Standby)	I_{CC5}	RAS = V_{IH} , CAS = V_{IL} , DOUT = Enable	-	5	-	5	-	5	mA	[1]
Average power supply current (CAS before RAS refresh)	I_{CC6}	RAS cycling, CAS before RAS	-	160	-	140	-	120	mA	[1][2]
Average power supply current (Fast page mode)	I_{CC7}	RAS = V_{IL} , CAS cycling $t_{PC} = \text{min}$	-	130	-	120	-	110	mA	[1][3]
Average power supply current (Battery Backup)	I_{CC10}	$t_{RC} = 128 \mu s$, CAS before RAS, $t_{RAS} \leq 1 \mu s$, CAS = V_{IL}	-	300	-	300	-	300	μA	[4]
Average power supply current (CAS before RAS self - refresh)	I_{CCS}	RAS $\leq 0.2 V$, CAS $\leq 0.2 V$, DOUT = High-Z	-	200	-	200	-	200	μA	[4]

1. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.
2. Address can be changed once or less while RAS = V_{IL} .
3. Address can be changed once or less while CAS = V_{IH} .
4. Only SL version.

AC Characteristics ($V_{CC} = 5 V \pm 10\%$, $T_a = 0^\circ C \sim +70^\circ C$) [1] [2] [3] [4]

Parameter	Symbol	MSM514260 / SL-70		MSM514260 / SL-80		MSM514260 / SL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t_{RC}	130	-	150	-	180	-	ns	
Read or write cycle time	t_{RWC}	180	-	200	-	240	-	ns	
Fast page mode cycle time	t_{PC}	45	-	50	-	60	-	ns	
Fast page mode read or write cycle time	t_{PRWC}	95	-	100	-	120	-	ns	
Access time from RAS	t_{RAC}	-	70	-	80	-	100	ns	[5][6][7]
Access time for CAS	t_{CAC}	-	20	-	20	-	25	ns	[5][6]
Access time from column address	t_{AA}	-	35	-	40	-	50	ns	[5][7]
Access time from OE	t_{OEA}	-	20	-	20	-	25	ns	[5]
Access time from CAS precharge	t_{CPA}	-	40	-	45	-	55	ns	[5][13]
Output low impedance time from CAS	t_{CLZ}	0	-	0	-	0	-	ns	
Output buffer turn-off delay time	t_{OFF}	0	15	0	15	0	20	ns	[8]
OE to data output buffer turn-off delay time	t_{OEZ}	0	15	0	15	0	20	ns	[8]
Transition time	t_T	3	50	3	50	3	50	ns	
Refresh period	t_{REF}	-	8	-	8	-	8	ms	

AC Characteristics ($V_{CC} = 5\text{ V} \pm 10\%$, $T_a = 0^\circ\text{C} \sim +70^\circ\text{C}$) [1] [2] [3] [4] (Continued)

Parameter	Symbol	MSM514260 / SL-70		MSM514260 / SL-90		MSM514260 / SL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Refresh period	t_{REF}	–	128	–	128	–	128	ms	[16]
RAS precharge time	t_{RP}	50	–	60	–	70	–	ns	
RAS pulse width	t_{RAS}	70	10k	80	10k	100	10k	ns	
RAS pulse width (Fast page mode)	t_{RASP}	70	100k	80	100k	100	100k	ns	
RAS hold time	t_{RSH}	20	–	20	–	25	–	ns	
RAS hold time reference to OE	t_{ROH}	20	–	20	–	25	–	ns	
CAS precharge time (Fast page mode)	t_{CP}	10	–	10	–	10	–	ns	[15]
CAS pulse width	t_{CAS}	20	10k	20	10k	25	10k	ns	
CAS hold time	t_{CSH}	70	–	80	–	100	–	ns	
CAS to RAS precharge time	t_{CRP}	10	–	10	–	10	–	ns	[13]
RAS to CAS delay time	t_{RCD}	20	50	20	60	25	75	ns	[6]
RAS to column address delay time	t_{RAD}	15	35	15	40	20	50	ns	[7]
Row address set-up time	t_{ASR}	0	–	0	–	0	–	ns	
Row address hold time	t_{RAH}	10	–	10	–	15	–	ns	
Column address set-up time	t_{ASC}	0	–	0	–	0	–	ns	[12]
Column address hold time	t_{CAH}	15	–	15	–	20	–	ns	[12]
Column address hold time from RAS	t_{AR}	55	–	60	–	75	–	ns	
Column address to RAS lead time	t_{RAL}	35	–	40	–	50	–	ns	
Read command set-up time	t_{RCS}	0	–	0	–	0	–	ns	[12]
Read command hold time	t_{RCH}	0	–	0	–	0	–	ns	[9][12]
Read command hold time reference to RAS	t_{RRH}	0	–	0	–	0	–	ns	[9]
Write command set-up time	t_{WCS}	0	–	0	–	0	–	ns	[10][12]
Write command hold time	t_{WCH}	15	–	15	–	20	–	ns	[12]
Write command pulse width	t_{WP}	15	–	15	–	20	–	ns	
Write command hold time from RAS	t_{WCR}	55	–	60	–	75	–	ns	
OE command hold time	t_{OEH}	20	–	20	–	25	–	ns	
Write command to CAS lead time	t_{CWL}	20	–	20	–	25	–	ns	[14]
Write command to RAS lead time	t_{RWL}	20	–	20	–	25	–	ns	
Data-in set-up time	t_{DS}	0	–	0	–	0	–	ns	[11][12]
Data-in hold time	t_{DH}	15	–	15	–	20	–	ns	[11][12]
Data-in hold time from RAS	t_{DHR}	55	–	60	–	75	–	ns	
OE to Data-in delay time	t_{OED}	15	–	15	–	20	–	ns	
CAS to WE delay time	t_{CWD}	45	–	45	–	55	–	ns	[10]
Column address to WE delay time	t_{AWD}	60	–	65	–	80	–	ns	[10]
RAS to WE delay time	t_{RWD}	95	–	105	–	130	–	ns	[10]
CAS active delay from RAS precharge	t_{RPC}	10	–	10	–	10	–	ns	[12]
RAS to CAS set-up time (CAS before RAS)	t_{CSR}	10	–	10	–	10	–	ns	[12]

AC Characteristics ($V_{CC} = 5\text{ V} \pm 10\%$, $T_a = 0^\circ\text{C} \sim +70^\circ\text{C}$) [1] [2] [3] [4] (Continued)

Parameter	Symbol	MSM514260 / SL-70		MSM514260 / SL-80		MSM514260 / SL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
RAS to CAS hold time (CAS before RAS)	t _{CHR}	15	-	15	-	20	-	ns	[13]
CAS precharge time (Refresh counter test)	t _{CPT}	40	-	40	-	50	-	ns	[15]
CAS precharge time	t _{CPN}	10	-	10	-	10	-	ns	[15]
RAS pulse width (CAS before RAS self-refresh)	t _{RASS}	100	-	100	-	100	-	ns	[16]
RAS precharge time (CAS before RAS self-refresh)	t _{RPS}	130	-	150	-	180	-	ns	[16]
CAS hold time (CAS before RAS self-refresh)	t _{CHS}	-50	-	-60	-	-70	-	ns	[16]

1. An initial pause of 200 μs is required after power-up followed by any 8 RAS cycles (Example: RAS only refresh) before proper device operation is achieved.
2. Same V_{CC}-voltage level must be applied to all V_{CC}-pins. And same V_{SS}-voltage level must be applied to all V_{SS}-pins.
3. The AC characteristics assume at t_T = 5 ns.
4. V_{IH} (Min) and V_{IL} (Max) are reference levels for measuring of input signals. Also, transition times (t_T) are measured between V_{IH} and V_{IL}.
5. Measured with a load circuit equivalent to 2TTL loads and 100 pF.
6. Operation within the t_{RCD} (Max) limit insures that t_{RAC} (Max) can be met, t_{RCD} (Max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (Max) limit, then access time is controlled exclusively by t_{CAC}.
7. Operation within the t_{RAD} (Max) limit insures that t_{RAC} (Max) can be met, t_{RAD} (Max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (Max) limit, then access time is controlled exclusively by t_{AA}.
8. t_{OFF} (Max) and t_{OIEZ} (Max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
9. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
10. t_{WCS}, t_{CWD}, t_{RWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t_{WCS} ≥ t_{WCS} (Min) the cycle is an early write cycle and the data out will remain open circuit (High impedance) throughout the entire cycle; if t_{CWD} ≥ t_{CWD} (Min), t_{RWD} ≥ t_{RWD} (Min) and t_{AWD} ≥ t_{AWD} (Min) the cycle is read/write cycle and data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
11. These parameters are referenced to CAS leading edge in an early write cycle and to WE leading edge in a OE control write cycle or a read-modify-write cycle.
12. t_{ASC}, t_{CAH}, t_{RCS}, t_{RCH}, t_{WCS}, t_{DS}, t_{DH}, t_{CSR} and t_{RPC} are determined by the earlier falling edge of UCAS and LCAS.
13. t_{CRP}, t_{CHR} and t_{C_{PA}} are determined by the later rising edge of UCAS and LCAS.
14. t_{CWL} should be satisfied by both UCAS and LCAS.
15. t_{CPN}, t_{CP} and t_{CPT} are determined by the time that both UCAS and LCAS are high.
16. Only SL version.




Figure 3. Write Cycle (OE Control Write)




Figure 4. Read/Write Cycle




Figure 9. CAS Before RAS Auto Refresh Cycle




Figure 10. Hidden Refresh Read Cycle




Figure 11. Hidden Refresh Write Cycle




Figure 12. $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh Cycle



OKI REGIONAL SALES OFFICES

Northwest Area

785 N. Mary Avenue
Sunnyvale, CA 94086
Tel: 408/720-8940
Fax: 408/720-8965

Southwest Area

2302 Martin Street
Suite 250
Irvine, CA 92715
Tel: 714/752-1843
Fax: 714/752-2423

North Central Area

1600 Golf Road
Suite 1200
Rolling Meadows, IL 60008
Tel: 708/981-4757
Fax: 708/981-4756

South Central Area

2007 N. Collins Blvd.
Suite 303
Richardson, TX 75080
Tel: 214/690-6868
Fax: 214/690-8233

Eastern Area

Shattuck Office Center
138 River Road
Andover, MA 01810
Tel: 508/688-8687
Fax: 508/688-8896

205 South Avenue
Suite 100
Poughkeepsie, NY 12601
Tel: 914/473-8044
Fax: 914/473-7069

Southeast Area

7301 W. Palmetto Park Rd.
Suite 210B
Boca Raton, FL 33433
Tel: 407/394-6099
Fax: 407/395-2716

Automotive Electronics

17177 N. Laurel Park Drive
Suite 433
Livonia, MI 48152
Tel: 313/464-7200
Fax: 313/464-1724

FOR OKI LITERATURE:

*Call toll free 1-800-OKI-6388
(6 a.m. to 5 p.m. Pacific Time)*

OKI Stock No: 010381-002



OKI
Semiconductor

Corporate Headquarters

785 N. Mary Avenue
Sunnyvale, CA 94086-2909
Tel: 408/720-1900
Fax: 408/720-1918