

OKI semiconductor

MSM51257AL

32,768-WORD x 8-BIT CMOS STATIC RAM

GENERAL DESCRIPTION



The MSM51257ALRS/GS is a 32768-word by 8-bit CMOS RAM static RAM featuring 5V power supply operation and direct TTL input/output compatibility. Since the circuitry is completely static, external clock and refreshing operations are unnecessary, making this device very to use. The MSM51257ALRS/GS is also a CMOS silicon gate device which requires very low power during standby (standby current of 100 μ A) when there is no chip selection.

\overline{CS} and \overline{OE} signals enable OR ties with the output terminals of other chips, thereby facilitating simple memory expansion and bus line control etc.


FEATURES

- Single 5V Supply
- 0°C ~ 70°C
- Low Power Dissipation
 - Standby; 0.55 mW MAX
 - Operation; 385 mW MAX
- High Speed (Equal Access and Cycle Time)
 - 85-120 ns MAX
- Direct TTL Compatible. (Input and Output)
- 3-State Output
- 28-pin DIP PKG
- 28-pin FLAT PKG

5




PIN CONFIGURATION




$A_0 \sim A_{14}$: Address INPUTS
 $I/O_1 \sim I/O_8$: Data Input/Output
 \overline{CS} : Chip Select
 \overline{WE} : Write Enable
 \overline{OE} : Output Enable
 V_{CC}, V_{SS} : Supply Voltage

PIN CONFIGURATION



$A_0 \sim A_{14}$: Address INPUTS
 $I/O_1 \sim I/O_8$: Data Input/Output
 \overline{CS} : Chip Select
 \overline{WE} : Write Enable
 \overline{OE} : Output Enable
 V_{CC}, V_{SS} : Supply Voltage

FUNCTIONAL BLOCK DIAGRAM



5

TRUTH TABLE

Mode	\overline{CS}	\overline{WE}	\overline{OE}	I/O Operation
Standby	H	X	X	High Z
Read	L	H	H	High Z
	L	H	L	D _{OUT}
Write	L	L	X	D _{IN}

X : H or L

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit	Conditions
Supply Voltage	V _{CC}	-0.3 to 7.0	V	Respect to GND
Input Voltage	V _{IN}	-0.3 to V _{CC} + 0.3	V	
Operating Temperature	T _{opr}	0 to 70	°C	
Storage Temperature	T _{stg}	-55 to 150	°C	
Power Dissipation	P _D	1.0	W	T _a = 25°C

5

RECOMMENDED OPERATING CONDITION

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Supply Voltage	V _{CC}	4.5	5	5.5	V	5V ± 10%
	V _{SS}		0		V	
Data Retention Voltage	V _{ccH}	2	5	5.5	V	
Input Voltage	V _{IH}	2.2		V _{CC} + 0.3	V	5V ± 10%
	V _{IL}	-0.3		0.8	V	
Output Load	C _L			100	pF	
	TTL			1		

DC CHARACTERISTICS

(V_{CC} = 5V ± 10%, T_a = 0°C to +70°C)

Parameter	Symbol	MSM51257AL			Unit	Test Condition
		Min.	Typ.	Max.		
Input Leakage Current	I _{LI}	-1		1	μA	V _{IN} = 0 to V _{CC}
Output Leakage Current	I _{LO}	-1		1	μA	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ V _{I/O} = 0 to V _{CC}
Output Voltage	V _{OH}	2.4			V	I _{OH} = -1 mA
	V _{OL}			0.4	V	I _{OL} = 2.1 mA
Standby Supply Current	I _{CCS}		2	100	μA	$\overline{CS} \geq V_{CC} - 0.2V$ V _{IN} = 0 to V _{CC}
	I _{CCS1}			3	mA	$\overline{CS} = V_{IH}$
Operating Supply Current	I _{CCA}			①	mA	MIN CYCLE, I _{OUT} = 0 mA

① 51257AL-85 80 mA 51257AL-10/12 70 mA

AC CHARACTERISTICS

Test Condition

Parameter	Conditions
Input Pulse Level	V _{IH} = 2.4V, V _{IL} = 0.6V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Level	1.5V
Output Load	C _L = 100 pF, 1 TTL Gate


READ CYCLE

(V_{CC} = 5V ± 10%, T_a = 0°C to 70°C)

Parameter	Symbol	MSM51257AL-85		MSM51257AL-10		MSM51257AL-12		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	t _{RC}	85		100		120		ns
Address Access Time	t _{AC}		85		100		120	ns
Chip Enable Access Time	t _{CO}		85		100		120	ns
Output Enable to Output Valid	t _{OE}		45		50		60	ns
Chip Selection to Output Active	t _{CX}	10		10		10		ns
Output Hold Time From Address Change	t _{OHA}	5		10		10		ns
Output 3-state from Output Disable	t _{OTD}		30		35		35	ns
Output 3-state from Chip Deselection	t _{CTD}		30		35		35	ns
Output Enable to Output Active	t _{OX}	5		5		5		ns

5

READ CYCLE



5


WRITE CYCLE

(V_{CC} = 5V ± 10%, T_a = 0°C to +70°C)

Item	Symbol	MSM51257AL-85		MSM51257AL-10		MSM51257AL-12		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	t _{WC}	85		100		120		ns
Address to Write Setup Time	t _{AS}	0		0		0		ns
Write Time	t _W	70		75		90		ns
Write Recovery Time	t _{WR}	5		10		10		ns
Data Setup Time	t _{DS}	40		40		50		ns
Data Hold from Write Time	t _{DH}	0		0		0		ns
Output 3-State from Write	t _{OTW}	0	30	0	35	0	35	ns
Chip Selection to End of Write	t _{CW}	75		90		100		ns
Address Valid to End of Write	t _{AW}	75		90		100		ns
Output Active from End of Write	t _{WX}	5		5		5		ns

- Notes:**
1. A Write Cycle occurs during the overlap of a low CS, and a low WE.
 2. OE may be both high and low in a Write Cycle.
 3. t_{AS} is specified from CS or WE, whichever occurs last.
 4. t_W is an overlap time of a low CS, and a low WE.
 5. t_{WR}, t_{DS} and t_{DH} are specified from CS or WE, whichever occurs first.
 6. t_{OTW} is specified by the time when DATA OUT is floating, not defined by output level.
 7. When I/O pins are Data output mode, don't force inverse signal to those pins.

WRITE CYCLE




LOW V_{CC} DATA RETENTION CHARACTERISTICS

($T_a = 0^\circ\text{C}$ to $+70^\circ\text{C}$, unless otherwise noted)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
V_{CC} for Data Retention	V_{CCH}	2		5.5	V	$\overline{CS} \cong V_{CC} - 0.2V$
Data Retention Current	I_{CCH}		1	50	μA	$V_{CC} = 3V, \overline{CS} \cong V_{CC} - 0.2V$
CS to Data Retention Time	t_{SU}	0			ns	
Operation Recovery Time	t_R	* t_{RC}			ns	

* t_{RC} = Read Cycle Time

\overline{CS} CONTROL



CAPACITANCE

(Ta = 25°C, f = 1MHz)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Input/Output Capacitance	C _{I/O}			10	pF
Input Capacitance	C _{IN}			10	pF

Note: This parameter is periodically sampled and not 100% tested.