BICMOS STATIC RAM 64K (8K x 8-BIT) CACHE-TAG RAM

IDT71B74

FEATURES:

- High-speed address to MATCH comparison time
 - Commercial: 8/10/12/15/20ns (max.)
- · High-speed address access time
 - Commercial: 8/10/12/15/20ns (max.)
- · High-speed chip select access time
 - Commercial: 6/7/8/10ns (max.)
- · Power-ON Reset Capability
- · Low power consumption
 - 830mW (typ.) for 12ns parts
 - 880mW (typ.) for 10ns parts
 - 920mW (typ.) for 8ns parts
- Produced with advanced BiCMOS high-performance technology
- Input and output directly TTL-compatible
- Standard 28-pin plastic DIP and 28-pin SOJ (300 mil)


DESCRIPTION:

The IDT71B74 is a high-speed cache address comparator subsystem consisting of a 65,536-bit static RAM organized as 8K x 8 and an 8-bit comparator. A single IDT71B74 can map 8K cache words into a 2 megabyte address space by using the 21 bits of address organized with the 13 LSBs for the cache address bits and the 8 higher bits for cache data bits. Two IDT71B74s can be combined to provide 29 bits of address comparison, etc. The IDT71B74 also provides a single RAM clear control, which clears all words in the internal RAM to zero when activated. This allows the tag bits for all locations to be cleared at power-on or system-reset, a requirement for cache comparator systems. The IDT71B74 can also be used as a resettable 8K x 8 high-speed static RAM.

The IDT71B74 is fabricated using IDT's high-performance, high-reliability BiCMOS technology. Address access times as fast as 8ns, chip select times of 6ns and address-to-match times of 8ns are available.

The MATCH pin of several IDT71B74s can be wired-ORed together to provide enabling or acknowledging signals to the data cache or processor, thus eliminating logic delays and increasing system throughput.

FUNCTIONAL BLOCK DIAGRAM




14.1

14

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PIN CONFIGURATION



TRUTH TABLE(1, 2)

WE	ĊŚ	Œ	RESET	MATCH	1/0	Function
Х	Х	Х	٦	HIGH	ŀ	Reset all bits to LOW
Х	Н	х	Н	HIGH	Hi-Z	Deselect chip
Н	Г	Н	Н	LOW	DIN	No MATCH
Н	L	Н	Н	HIGH	Din	MATCH
Н	L	L	Н	HIGH	Dout	Read
L	L	х	Н	HIGH	DIN	Write

NOTES:

- 1. H = VIH, L = VIL, X = DON'T CARE
- 2. HIGH = High-Z (pulled up by an external resistor), and LOW = Vol.

PIN DESCRIPTIONS

Pin Names	Description
A0-12	Address
I/O ₀₋₇	Data Input/Output
<u>cs</u>	Chip Select
RESET	Memory Reset
MATCH	Data/Memory Match (Open Drain)
WE	Write Enable
ŌĒ	Output Enable
GND	Ground
Vcc	Power

3013 tbl 02

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	ô
Тѕтс	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1.0	W
lout	DC Output Current	50	mA

NOTES:

3013 tbl 01

3013 tbl 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

CAPACITANCE

(TA = +25°C, f = 1.0MHz, SOJ Package)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	Vin = 3dV	6	рF
Соит	Output Capacitance	Vout = 3dV	7	pF

NOTE:

3013 tbl 04

 This parameter is determined by device characterization, but is not production tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input HIGH Voltage ⁽¹⁾	2.2		6.0 ⁽⁴⁾	٧
VIHR	RESET Input Voltage	2.5 ⁽²⁾	_	6.0	٧
VIL	Input LOW Voltage	-0.5 ⁽³⁾	_	0.8	٧

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc		
Commercial	0°C to +70°C	0V	5V ± 10%		

3013 tbi 06

NOTES:

- 1. All inputs except RESET.
- When using bipolar devices to drive the RESET input, a pullup resistor of 1kΩ-10kΩ is usually required to assure this voltage.
- 3. VIL (min.) = -1.5V for pulse width less than 10ns, once per cycle.
- 4. VTERM must not exceed Vcc + 0.5V.

DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$

Symbol	Parameter		71B74S8	71B74\$10	71B74S12	71B74S15	71B74S20	Unit
lcc	Dynamic Operating Current	WE = VLC	230	210	200	190	180	mA
	Outputs Open, $Vcc = Max.$, $f = fmax^{(2)}$	WE = VHC	210	200	170	160	150	mA

3013 tbl 05

NOTES:

- 1. All values are maximum guaranteed values.
- 2. fMAX = 1/tRc, only input addresses are cycling at fMAX.

3013 tbl 07

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (Vcc = $5.0V \pm 10\%$)

			IDT71	IB74S	
Symbol	Parameter	Test Condition	Min.	Max.	Unit
llul	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	_	5	μА
lltol	Output Leakage Current	Vcc = Max., $\overline{\text{CS}}$ = Viн, Vouт = GND to Vcc	_	5	μА
Vol	Output LOW Voltage	IoL = 22mA MATCH		0.5	V
		IoL = 18mA MATCH	_	0.4	
		IoL = 10mA, Vcc = Min. (Except MATCH)		0.5	
-		IoL = 8mA, Vcc = Min. (Except MATCH)	_	0.4	
Voн	Output HIGH Voltage	Iон = -4mA, Vcc = Min. (Except MATCH)	2.4		٧

3013 tbl 08

AC TEST CONDITIONS

AO IESI COMBINOMS	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2, and 3

3013 lbi 09





Figure 1. AC Test Load

14



NOTES

- 1. For more information refer to IDT Application Notes AN-07 and AN-78 and Technical Notes TN-11 and TN-13.
- 2. RL = 200Ω .

Figure 4. Example of Cache Memory System Block Diagram


AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%)

		71B	7458	71B7	4510	71B74S12		71B74S15		71B74S20		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	Read Cycle											
tRC	Read Cycle Time	8	_	10		12	_	15		20	-	ns
taa	Address Access Time	_	8	1	10	_	12		15	1	20	ns
tacs	Chip Select Access Time	_	6	-	7	_	8		8		10	ns
tcLz ⁽¹⁾	Chip Select to Output in Low-Z	2	_	2	_	2	_	3	_	3	_	ns
toE	Output Enable to Output Valid	-	5	ļ	6	_	6		8	-	9	ns
toLZ ⁽¹⁾	Output Enable to Output in Low-Z	2		2	_	2	_	2	1	2	1	ns
tcHZ ⁽¹⁾	Chip Select to Output in High-Z	<u> </u>	4	_	5	_	5	_	7	-	8	ns
tonz ⁽¹⁾	Output Disable to Output in High-Z	_	4	-	4	_	5	_	5	-	8	ns
toн	Output Hold from Address Change	3	_	3	_	3	_	3		3	1	ns

NOTE:


3013 tol 10

TIMING WAVEFORM OF READ CYCLE NO. 1(1)



3013 drw 09

TIMING WAVEFORM OF READ CYCLE NO. 2 (1, 2, 4)



NOTES:

- 1. WE is HIGH for Read cycle.
- 2. Device is continuously selected, CS is LOW.
- 3. Address valid prior to or coincident with CS transition LOW; otherwise tax is the limiting parameter.
- OE is continuously active, OE is LOW.
- 5. Transition is measured ±200mV from steady state.

14

3013 drw 10

^{1.} This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.


AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%)

·		71B	74S8	71B74S10		71B74S12		71B74\$15		71B74S20		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cyc	le										•	
twc	Write Cycle Time	8	_	10	_	12	_	15	_	20		ns
tcw	Chip Select to End of Write	7	_	8	_	9		10	_	15	_	ns
taw	Address Valid to End of Write	7	_	8	_	9	_	10	_	15		ns
tas	Address Set-up Time	0	1	0	_	0		0		0	_	ns
twp	Write Pulse Width	7	_	8	_	9	_	10	_	15		ns
twr	Write Recovery Time (CS, WE)	0		0		0	1	0	_	0	_	ns
twnz ⁽¹⁾	Write Enable to Output in High-Z	_	5	+	5		5]	5		5	ns
tow	Data Valid to End of Write	5	_	5	_	6	_	8	_	10	_	ns
tDH	Data Hold from Write Time	0	-	0	_	0	_	0	-	0	_	ns
tow ⁽¹⁾	Output Active from End of Write	2		2	_	2	_	2		2		ns

NOTE:

3013 tbl 11

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE Controlled Timing, OE HIGH During Write)(1, 6)




NOTES:

- 1. WE, CS must be inactive during all address transitions.
- 2. A write occurs during the overlap of a LOW WE and a LOW CS.
- 3. twn is measured from the earlier of CS or WE going HIGH to the end of the write cycle.
- During this period, I/O pins are in the output state and input signals must not be applied.
 If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 6. OE is continuously HIGH. OE ≥ ViH. If during the WE controlled write cycle the OE is LOW, twp must be greater or equal to twizz + tow to allow the I/O drivers to turn off and the data to be placed on the bus for the required tow. If \overline{OE} is HIGH during the \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is the specified twp. For a CS controlled write cycle, OE may be LOW with no degradation to tow timing.
- 7. DATAOUT is never enabled, therefore the output is in High-Z state during the entire write cycle.
- 8. twitz is not included if OE remains HIGH during the write cycle. If OE is LOW during the Write Enabled write cycle then twitz must be added to two and tow.
- 9. Transition is measured ±200mV from steady state.

^{1.} This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS Controlled Timing)(1,6)



NOTES

- 1. WE, CS must be inactive during all address transitions.
- 2. A write occurs during the overlap of a LOW WE and a LOW CS.
- 3. twn is measured from the earlier of CS or WE going HIGH to the end of the write cycle.
- 4. During this period, I/O pins are in the output state and input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.

 6. OE is continuously HIGH, OE ≥ VIH. If during the WE controlled write cycle the OE is LOW, twp must be greater or equal to twnz + tow to allow the I/O drivers to turn off and the data to be placed on the bus for the required tow. If OE is HIGH during the WE controlled write cycle, this requirement does not
- apply and the minimum write pulse is the specified twp. For a CS controlled write cycle, ΘΕ may be LOW with no degradation to tcw timing.
 7. DATAουτ is never enabled, therefore the output is in High-Z state during the entire write cycle.
- 8. twiz is not included if OE remains HIGH during the write cycle. If OE is LOW during the Write Enabled write cycle then twiz must be added to two and tow.
- 9. Transition is measured ±200mV from steady state.

AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V + 10%)

		718	7458	71B7	4S10	71B74S12		71B74S15		71B74S20		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Match Cy	cle											
tadm	Address to MATCH Valid	[-	8	_	10	-	12	I —	15		20	ns
tcsM	Chip Select to MATCH Valid	<u> </u>	7	_	7	_	8	_	10	_	10	ns
tcsmHi ⁽¹⁾	Chip Select to MATCH HIGH	_	7	_	8		8	_	8	_	8	ns
tdam	Data Input to MATCH Valid	-	7		8	_	10	_	12	_	12	ns
tOEMHI ⁽¹⁾	OE LOW to MATCH HIGH	-	7	_	8	_	10	-	10	_	10	ns
twemHi ⁽¹⁾	WE LOW to MATCH HIGH		7	_	8	_	10	—	10		10	ns
trsmHI ⁽¹⁾	RESET LOW to MATCH HIGH	_	8		10	_	10	_	12	-	15	ns
tмна	MATCH Valid Hold From Address	2	_	2	_	2	-	2	_	2	_	ns
tMHD	MATCH Valid Hold From Data	2		2		2	_	2	_	2	_	ns


NOTE

1. This parameter is guaranteed with the AC Load (Figure 3) by device characterization, but is not production tested.

1/2

3013 tbl 12

MATCH TIMING(1)



NOTES:

- 1. It is not recommended to float data and address input pins while the MATCH pin is active.
- 2. Transition is measured at ±200mV from steady state.

AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%)

		71B74\$8		71B74S10		71B74S12		71B74S15		71B74S20		
Symbol	Parameter	Min.	Max.	Unit								
Reset Cycle												
trspw ⁽¹⁾	Reset Pulse Width	30		35	-	35		40		45	_	ns
twers	WE HIGH to Reset HIGH	5	-	5	_	5	-	5	_	5	_	ns
trsrc	Reset HIGH to WE LOW	25	-	25		25	+	30	_	30	_	ns
tpors ⁽²⁾	Power On Reset	100		100	_	100	_	120	_	120		ns


NOTES:

3013 tbi 13

8


- 1. Recommended duty cycle = 10% maximum.
- 2. This parameter is guaranteed with the AC Load (Figure 1) by device characterization, but is not production tested.

RESET TIMING



14.1

POWER ON RESET TIMING





Driving the RESET pin with CMOS logic.

Driving the RESET pin with bipolar logic.

Figure 5.

ORDERING INFORMATION

