

HM514800 Series

Preliminary

524,288-Word x 8-Bit Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM514800 are CMOS dynamic RAM organized as 524,288-word x 8-bit. HM514800 have realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514800 offer Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514800 to be packaged in standard 400 mil 28-pin plastic SOJ, standard 400 mil 28-pin plastic ZIP.

FEATURES


- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode 605 mW/550 mW/495 mW (max)
 - Standby Mode 11 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycles (16 ms)
- 3 Variations of Refresh
 - $\overline{\text{RAS}}$ Only Refresh
 - $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh
 - Hidden Refresh

ORDERING INFORMATION



Part No.	Access Time	Package
HM514800JP-7	70 ns	400 mil 28-pin Plastic SOJ (CP-28D)
HM514800JP-8	80 ns	
HM514800JP-10	100 ns	
HM514800ZP-7	70 ns	400 mil 28-pin Plastic ZIP (ZP-28)
HM514800ZP-8	80 ns	
HM514800ZP-10	100 ns	

PIN DESCRIPTION

Pin Name	Function
A_0 - A_9	Address Input —Row Address A_0 - A_9 —Column Address A_0 - A_8 —Refresh Address A_0 - A_9
I/O_0 - I/O_7	Data-in/Data-out
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{WE}}$	Read/Write Enable
$\overline{\text{OE}}$	Output Enable
V_{CC}	Power (+5V)
V_{SS}	Ground



PIN OUT



Preliminary: This document contains information on a new product. Specifications and information contained herein are subject to change without notice.



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

● Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note	
Supply Voltage	V _{SS}	0	0	0	V		
	V _{CC}	4.5	5.0	5.5	V	1	
Input High Voltage	V _{IH}	2.4	—	6.5	V	1	
Input Low Voltage	(I/O Pin)	V _{IL}	- 1.0	—	0.8	V	1
	(Others)	V _{IL}	- 2.0	—	0.8	V	1

Notes: 1. All voltage referenced to V_{SS}.

● DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	110	—	100	—	90	mA	RAS, CAS Cycling t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	2	—	2	—	2	mA	TTL Interface RAS, CAS = V _{IH} , D _{out} = High-Z	
		—	1	—	1	—	1	mA	CMOS Interface, RAS, CAS ≥ V _{CC} - 0.2V, D _{out} = High-Z	
RAS Only Refresh Current	I _{CC3}	—	110	—	100	—	90	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	5	—	5	—	5	mA	RAS = V _{IH} , CAS = V _{IL} , D _{out} = Enable	1
CAS Before RAS Refresh Current	I _{CC6}	—	110	—	100	—	90	mA	t _{RC} = Min	
Fast Page Mode Current	I _{CC7}	—	110	—	100	—	90	mA	t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{in} ≤ 7V	
Output Leakage Current	I _{LO}	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{out} ≤ 7V, D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = - 5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 4.2 mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while RAS = V_{IL}.
 3. Address can be changed once or less while CAS = V_{IH}.



• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $\overline{\text{CAS}} = V_{IH}$ to disable D_{out} .

• **AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{1, 14, 15}

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	130	—	150	—	180	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	50	—	60	—	70	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	70	10000	80	10000	100	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	20	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	20	50	20	60	25	75	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	35	15	40	20	55	ns	9
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	20	—	20	—	25	—	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	70	—	80	—	100	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	10	—	ns	
$\overline{\text{OE}}$ to D_{in} Delay Time	t_{ODD}	20	—	20	—	25	—	ns	
$\overline{\text{OE}}$ Delay Time from D_{in}	t_{DZO}	0	—	0	—	0	—	ns	
$\overline{\text{CAS}}$ Setup Time from D_{in}	t_{DZC}	0	—	0	—	0	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	ms	

Read Cycle

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	70	—	80	—	100	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	20	—	20	—	25	ns	3, 4, 13
Access Time from Address	t_{AA}	—	35	—	40	—	45	ns	3, 5, 13
Access Time from $\overline{\text{OE}}$	t_{OAC}	—	20	—	20	—	25	ns	
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	0	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	35	—	40	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF1}	0	15	0	15	0	20	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	t_{OFF2}	0	15	0	15	0	20	ns	6
$\overline{\text{CAS}}$ to D_{in} Delay Time	t_{CDD}	15	—	15	—	20	—	ns	



Write Cycle

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	15	—	20	—	ns	
Write Command Pulse Width	t _{WP}	10	—	10	—	20	—	ns	
Write Command to RAS Lead Time	t _{RWL}	20	—	20	—	25	—	ns	
Write Command to CAS Lead Time	t _{CWL}	20	—	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	15	—	15	—	20	—	ns	11

Read-Modify-Write Cycle

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	180	—	200	—	245	—	ns	
RAS to \overline{WE} Delay Time	t _{RWD}	95	—	105	—	135	—	ns	10
CAS to \overline{WE} Delay Time	t _{CWD}	45	—	45	—	60	—	ns	10
Column Address to \overline{WE} Delay Time	t _{AWD}	60	—	65	—	80	—	ns	10, 13
\overline{OE} to Hold Time from \overline{WE}	t _{OEH}	20	—	20	—	25	—	ns	

Refresh Cycle

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	10	—	10	—	10	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	ns	
CAS Precharge Time in Normal Mode	t _{CPN}	10	—	10	—	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	45	—	50	—	55	—	ns	
Fast Page Mode \overline{CAS} Precharge Time	t _{CP}	10	—	10	—	10	—	ns	
Fast Page Mode \overline{RAS} Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	ns	12
Access Time from \overline{CAS} Precharge	t _{ACP}	—	40	—	45	—	50	ns	3, 13
RAS Hold Time from CAS Precharge	t _{RHCP}	40	—	45	—	50	—	ns	
Fast Page Mode Read-Modify-Write Cycle CAS Precharge to \overline{WE} Delay Time	t _{CPW}	65	—	70	—	85	—	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	95	—	100	—	110	—	ns	

Counter Test Cycle

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t _{CPT}	50	—	50	—	50	—	ns	




- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL load and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \geq t_{RAD}(\text{max})$.
 6. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{AWD} \geq t_{AWD}(\text{min})$ and $t_{CPW} \geq t_{CPW}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 11. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in an early write cycle and to $\overline{\text{WE}}$ leading edge in a delayed write or a read-modify-write cycle.
 12. t_{RASC} defines $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
 13. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ only refresh cycle or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles is required.
 15. In delayed write or read-modify-write cycles, $\overline{\text{OE}}$ must disable output buffer prior to applying data to the device.
 16. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.



■ TIMING WAVEFORMS


• Read Cycle




0077-3




• Early Write Cycle




• Delayed Write Cycle




• Read-Modify-Write Cycle




• $\overline{\text{RAS}}$ Only Refresh Cycle




• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




• Hidden Refresh Cycle




• Fast Page Mode Early Write Cycle



• Fast Page Mode Delayed Write Cycle



• Fast Page Mode Read-Modify-Write Cycle



0077-13



• CAS Before RAS Refresh Counter Check Cycle (Read)

