



CPU Instruction Set Summary

Table 6-20. 6x86 CPU Instruction Set Clock Count Summary

INSTRUCTION	OPCODE	FLAGS	REAL MODE/CLOCK COUNT		PROTECTED MODE/CLOCK COUNT		NOTES
			Reg/Cache Hit	Cache Hit	Reg/Cache Hit	Cache Hit	
AAA ASCII Adjust AL after Add	37	u - - - - u u x u x	7		7		
AAD ASCII Adjust AX before Divide	D5 0A	u - - - x x u x u	7		7		
AAM ASCII Adjust AX after Multiply	D4 0A	u - - - - x x u x u	13-21		13-21		
AAS ASCII Adjust AL after Subtract	3F	u - - - - u u x u x	7		7		
ADC Add with Carry Register to Register Register to Memory Memory to Register Immediate to Register/Memory Immediate to Accumulator	1 [00dw] [11 reg r/m] 1 [00bw] [mod reg r/m] 1 [00tw] [mod reg r/m] 8 [00sw] [mod 010 r/m]### 1 [010w] ###	x - - - - x x x x x	1 1 1 1 1		1 1 1 1 1		b h
ADD Integer Add Register to Register Register to Memory Memory to Register Immediate to Register/Memory Immediate to Accumulator	0 [00dw] [11 reg r/m] 0 [00bw] [mod reg r/m] 0 [00tw] [mod reg r/m] 8 [00sw] [mod 000 r/m]### 0 [010w] ###	x - - - - x x x x x	1 1 1 1 1		1 1 1 1 1		b h
AND Boolean AND Register to Register Register to Memory Memory to Register Immediate to Register/Memory Immediate to Accumulator	2 [00dw] [11 reg r/m] 2 [00bw] [mod reg r/m] 2 [00tw] [mod reg r/m] 8 [00sw] [mod 100 r/m]### 2 [010w] ###	0 - - - - x x u x 0	1 1 1 1 1		1 1 1 1 1		b h
ARPL Adjust Requested Privilege Level From Register/Memory	63 [mod reg r/m]	- - - - - x - - - -			9		a
BOUND Check Array Boundaries If Out of Range (Int 5) If In Range	62 [mod reg r/m]	- - - - - - - - - -	20 11		20-INT 11		b, e g,h,j,k,r
BSF Scan Bit Forward Register, Register/Memory	0F BC [mod reg r/m]	- - - - - x - - - -	3		3		b
BSR Scan Bit Reverse Register, Register/Memory	0F BD [mod reg r/m]	- - - - - x - - - -	3		3		b
BSWAP Byte Swap	0F C1 [reg]	- - - - - - - - - -	4		4		
BT Test Bit Register/Memory, Immediate Register/Memory, Register	0F BA [mod 100 r/m]# 0F A3 [mod reg r/m]	- - - - - - - - - x	2 5/6		2 5/6		b h
BTC Test Bit and Complement Register/Memory, Immediate Register/Memory, Register	0F BA [mod 111 r/m]# 0F BB [mod reg r/m]	- - - - - - - - - x	3 5/6		3 5/6		b h

= immediate 8-bit data
= immediate 16-bit data
= full immediate 32-bit data (8, 16, 32 bits)
+ = 8-bit signed displacement
++ = full signed displacement (16, 32 bits)
x = modified
- = unchanged
u = undefined

Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS	REAL MODE CLOCK COUNT		PROTECTED MODE CLOCK COUNT		NOTES	
			Reg/Cache Hit	Cache Hit	Reg/Cache Hit	Cache Hit	Real Mode	Protected Mode
BTR <i>Test Bit and Reset</i> Register/Memory, Immediate Register/Memory, Register	0F BA [mod 110 r/m]# 0F B3 [mod reg r/m]	- - - - - - - - - - x	3	3	3	3	b	h
BTS <i>Test Bit and Set</i> Register/Memory Register (short form)	0F BA [mod 101 r/m] 0F AB [mod reg r/m]	- - - - - - - - - - x	3	5/6	3	5/6	b	h
CALL <i>Subroutine Call</i> Register/Memory Indirect Within Segment Direct Intersegment	E8 +++ FF [mod 010 r/m] 9A [unassigned full offset, selector]	- - - - - - - - - - -	1	1	1	1	b	h,j,k,r
Call Gate to Same Privilege Call Gate to Different Privilege No Parameters Call Gate to Different Privilege m Par's 16-bit Task to 16-bit TSS 16-bit Task to 32-bit TSS 16-bit Task to Y86 Task 32-bit Task to 16-bit TSS 32-bit Task to 32-bit TSS 32-bit Task to Y86 Task Indirect Intersegment	FF [mod 011 r/m]	- - - - - - - - - - -	1/3 3	1/3	1/3 4 15 26 35+2m 110 118 96 112 120 98 8 20 31 40+2m 114 122 100 116 124 102	5		
CBW <i>Convert Byte to Word</i>	98	- - - - - - - - - - -		3		3		
CDQ <i>Convert Doubleword to Quadword</i>	99	- - - - - - - - - - -		2		2		
CLC <i>Clear Carry Flag</i>	F8	- - - - - - - - - - -		1		1		
CLD <i>Clear Direction Flag</i>	FC	- 0 - - - - - - - - -		7		7		
CLI <i>Clear Interrupt Flag</i>	FA	- - 0 - - - - - - - -		7		7		m
CLTS <i>Clear Task Switched Flag</i>	0F 06	- - - - - - - - - - -		10		10	c	1
CMC <i>Complement the Carry Flag</i>	F5	- - - - - - - - - - -		2		2		

+ = 8-bit signed displacement
 +++ = full signed displacement (16, 32 bits)
 # = immediate 8-bit data
 ## = immediate 16-bit data
 ### = full immediate 32-bit data (8, 16, 32 bits)
 x = modified
 - = unchanged
 u = undefined



CPU Instruction Set Summary

Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS	REAL MODE CLOCK COUNT		PROTECTED MODE CLOCK COUNT		NOTES	
			Reg/Cache Hit	Reg/Cache Hit	Reg/Cache Hit	Protected Mode		
CMP Compare Integers Register to Register Register to Memory Memory to Register Immediate to Register/Memory Immediate to Accumulator	3 [10dw] [11 reg r/m] 3 [101w] [mod reg r/m] 3 [100w] [mod reg r/m] 8 [00sw] [mod 111 r/m]### 3 [110w] ###	x - - - x x x x x x - - - - x x x x x x - - - - x x x x x x - - - - x x x x x x - - - - x x x x x x	1 1 1 1 1	1 1 1 1 1			b h	
CMPS Compare String	A [011w]	x - - - x x x x x x	5	5		b	h	
CMPS Compare and Exchange Register1, Register2 Memory, Register	0F B [000w] [11 reg2, reg1] 0F B [000w] [mod reg r/m]	x - - - x x x x x x - - - - x x x x x x	11 11	11 11				
CPUID CPU Identification	0F A2	- - - - - - - - - -	12	12				
CWD Convert Word to Doubleword	99	- - - - - - - - - -	2	2				
CWDE Convert Word to Doubleword Extended	98	- - - - - - - - - -	2	2				
DAA Decimal Adjust AL after Add	27	- - - - - x x x x x	9	9				
DAS Decimal Adjust AL after Subtract	2F	- - - - - x x x x x	9	9				
DEC Decrement by 1 Register/Memory Register (short form)	F [111w] [mod 001 r/m] 4 [1 reg]	x - - - - x x x x x - - - - - - x x x x x	1 1	1 1		b	h	
DIV Unsigned Divide Accumulator by Register/Memory Divisor: Byte Word Doubleword	F [011w] [mod 110 r/m]	- - - - - x x u u - - - - - - x x x x x	13-17 13-25 13-41	13-17 13-25 13-41		b,e	e,h	
ENTER Enter New Stack Frame Level = 0 Level = 1 Level (L) > 1	C8 ##.#	- - - - - - - - - -	10 13 10+L*3	10 13 10+L*3		b	h	
HLT Halt	F4	- - - - - - - - - -	5	5			l	
IDIV Integer (Signed) Divide Accumulator by Register/Memory Divisor: Byte Word Doubleword	F [011w] [mod 111 r/m]	- - - - - x x u u - - - - - - x x x x x	16-20 16-28 17-45	16-20 16-28 17-45		b,e	e,h	

= immediate 8-bit data
= immediate 16-bit data
= full immediate 32-bit data (8, 16, 32 bits)
+ = 8-bit signed displacement
+++ = full signed displacement (16, 32 bits)
x = modified
- = unchanged
u = undefined

Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS								REAL MODE/CLOCK COUNT		PROTECTED MODE/CLOCK COUNT		NOTES		
		OF	DF	IF	TF	SF	ZF	AF	PF	CF	Reg/Cache Hit	Cache Hit	Reg/Cache Hit	Cache Hit	Real Mode	Protected Mode
IMUL <i>Integer (Signed), Multiply Accumulator by Register/Memory Multiplier</i> : Byte Word Doubleword Register with Register/Memory Multiplier: Word Doubleword Register/Memory with Immediate to Register2 Multiplier: Word Doubleword	F [011w] [mod 101 r/m]	x	-	-	-	x	x	u	u	x			4 4 10	4 4 10	b	h
	0F AF [mod reg r/m]												4 4 10	4 4 10		
IN <i>Input from I/O Port</i> Fixed Port Variable Port	E [010w] [#]	-	-	-	-	-	-	-	-	-	-	14	14/28		m	
	E [110w]											14	14/28			
INC <i>Increment by 1</i> Register/Memory Register (short form)	F [111w] [mod 000 r/m]	x	-	-	-	x	x	x	x	-		1	1	b	h	
	4 [0 reg]											1	1			
INS <i>Input String from I/O Port</i>	6 [110w]	-	-	-	-	-	-	-	-	-	14	14/28		b	h,m	
INT <i>Software Interrupt</i>	CD #	-	-	x	0	-	-	-	-	-	9			b,e	g,j,k,r	
Protected Mode: Interrupt or Trap to Same Privilege Interrupt or Trap to Different Privilege 16-bit Task to 16-bit TSS by Task Gate 16-bit Task to 32-bit TSS by Task Gate 16-bit Task to V86 by Task Gate 16-bit Task to 16-bit TSS by Task Gate 16-bit Task to 32-bit TSS by Task Gate 32-bit Task to V86 by Task Gate V86 to 16-bit TSS by Task Gate V86 to 32-bit TSS by Task Gate V86 to Privilege 0 by Trap Gate/Int Gate												21 32 114 122 100 116 124 102 124 102 46				

Continued on the next page...
 # = immediate 8-bit data
 ## = immediate 16-bit data
 ### = full immediate 32-bit data (8, 16, 32 bits)
 + = 8-bit signed displacement
 +++ = full signed displacement (16, 32 bits)
 x = modified
 - = unchanged
 u = undefined



CPU Instruction Set Summary

Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS	REAL MODE CLOCK COUNT		PROTECTED MODE CLOCK COUNT		NOTES
			Reg/Cache Hit	INT	Reg/Cache Hit	INT	
INT <i>Software Interrupt</i> (Continued)							
INT 3	CC			INT			
INTO	CE			6			
IF OF==0							
IF OF==1 (INT 4)							
INVD <i>Invalidate Cache</i>	0F 08			12			
INVLPG <i>Invalidate TLB Entry</i>	0F 01 [mod 111 r/m]			13			
IRET <i>Interrupt Return</i>	CF						
Real Mode							
Protected Mode:							
Within Task to Same Privilege							
Within Task to Different Privilege							
16-bit Task to 16-bit Task							
16-bit Task to 32-bit TSS							
16-bit Task to V86 Task							
32-bit Task to 16-bit TSS							
32-bit Task to 32-bit TSS							
32-bit Task to V86 Task							
JB/JNAE/JC <i>Jump on Below/Not Above or Equal/Carry</i>	72 + 0F 82 +++)						
8-bit Displacement							
Full Displacement							
JBE/JNA <i>Jump on Below or Equal/Not Above</i>	76 + 0F 86 +++)						
8-bit Displacement							
Full Displacement							
JCXZ/JECXZ <i>Jump on CX/ECX Zero</i>	E3 +						
8-bit Displacement							
Full Displacement							
JE/JZ <i>Jump on Equal/Zero</i>	74 + 0F 84 +++)						
8-bit Displacement							
Full Displacement							
JL/JNGE <i>Jump on Less/Not Greater or Equal</i>	7C + 0F 8C +++)						
8-bit Displacement							
Full Displacement							
JLE/JNG <i>Jump on Less or Equal/Not Greater</i>	7E + 0F 8E +++)						
8-bit Displacement							
Full Displacement							

x = modified
- = unchanged
u = undefined

+ = 8-bit signed displacement
+++ = full signed displacement (16, 32 bits)

= immediate 8-bit data
= immediate 16-bit data
= full immediate 32-bit data (8, 16, 32 bits)

Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS								REAL MODE/CLOCK COUNT		PROTECTED MODE/CLOCK COUNT		NOTES		
		OF	DF	IF	SF	ZF	AF	PF	CF	Reg/Cache Hit	Reg/Cache Hit	Real Mode	Protected Mode			
JMP Unconditional Jump 8-bit Displacement Full Displacement Register/Memory Indirect Within Segment Direct Intersegment	EB +	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	E9 +++	-	-	-	-	-	-	-	-	1	1	1	1	1	1	1
	EF [mod 100 r/m]	-	-	-	-	-	-	-	-	1/3	1/3	1/3	1/3	1/3	1/3	1/3
	EA [unsigned full offset, selector]	-	-	-	-	-	-	-	-	1	1	1	1	1	1	1
Call Gate Same Privilege Level 16-bit Task to 16-bit TSS 16-bit Task to 32-bit TSS 16-bit Task to V86 Task 32-bit Task to 16-bit TSS 32-bit Task to 32-bit TSS 32-bit Task to V86 Task Indirect Intersegment Call Gate Same Privilege Level 16-bit Task to 16-bit TSS 16-bit Task to 32-bit TSS 16-bit Task to V86 Task 32-bit Task to 16-bit TSS 32-bit Task to 32-bit TSS 32-bit Task to V86 Task	FF [mod 101 r/m]	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	73 +	-	-	-	-	-	-	-	-	1	1	1	1	1	1	1
	0F 83 +++	-	-	-	-	-	-	-	-	1	1	1	1	1	1	1
	77 +	-	-	-	-	-	-	-	-	1	1	1	1	1	1	1
	0F 87 +++	-	-	-	-	-	-	-	-	1	1	1	1	1	1	1
	75 +	-	-	-	-	-	-	-	-	1	1	1	1	1	1	1
	0F 85 +++	-	-	-	-	-	-	-	-	1	1	1	1	1	1	1
	7D +	-	-	-	-	-	-	-	-	1	1	1	1	1	1	1
	0F 8D +++	-	-	-	-	-	-	-	-	1	1	1	1	1	1	1
	7F +	-	-	-	-	-	-	-	-	1	1	1	1	1	1	1
0F 8F +++	-	-	-	-	-	-	-	-	1	1	1	1	1	1	1	

= immediate 8-bit data
= immediate 16-bit data
= full immediate 32-bit data (8, 16, 32 bits)
+ = 8-bit signed displacement
+++ = full signed displacement (16, 32 bits)
x = modified
- = unchanged
u = undefined



CPU Instruction Set Summary

Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS		REAL MODE CLOCK COUNT		PROTECTED MODE CLOCK COUNT		NOTES						
		OF	DF	IF	TF	SF	ZF	AF	PF	CF	Reg/Cache Hit	Reg/Cache Hit	Real Mode	Protected Mode
<i>JNO Jump on Not Overflow</i> 8-bit Displacement Full Displacement	71 + 0F 81 +++	-	-	-	-	-	-	-	-	-	1	1		r
<i>JNP/JO Jump on Not Parity/Parity Odd</i> 8-bit Displacement Full Displacement	7B + 0F 8B +++	-	-	-	-	-	-	-	-	-	1	1		r
<i>JNS Jump on Not Sign</i> 8-bit Displacement Full Displacement	79 + 0F 89 +++	-	-	-	-	-	-	-	-	-	1	1		r
<i>JO Jump on Overflow</i> 8-bit Displacement Full Displacement	70 + 0F 80 +++	-	-	-	-	-	-	-	-	-	1	1		r
<i>JP/JPE Jump on Parity/Parity Even</i> 8-bit Displacement Full Displacement	7A + 0F 8A +++	-	-	-	-	-	-	-	-	-	1	1		r
<i>JS Jump on Sign</i> 8-bit Displacement Full Displacement	78 + 0F 88 +++	-	-	-	-	-	-	-	-	-	1	1		r
<i>LAHF Load AH with Flags</i>	9F	-	-	-	-	-	-	-	-	-	2	2		
<i>LAR Load Access Rights</i> From Register/Memory	0F 02 [mod reg r/m]	-	-	-	-	-	-	-	-	-			x	a
<i>LDS Load Pointer to DS</i> No Index Register With Index Register	C5 [mod reg r/m] 8D [mod reg r/m]	-	-	-	-	-	-	-	-	-	2	4		b
<i>LEAVE Leave Current Stack Frame</i>	C9	-	-	-	-	-	-	-	-	-	4	4		h
<i>LES Load Pointer to ES</i>	C4 [mod reg r/m]	-	-	-	-	-	-	-	-	-	2	4		b
<i>LFS Load Pointer to FS</i>	0F B4 [mod reg r/m]	-	-	-	-	-	-	-	-	-	2	4		b
<i>LGDT Load GDT Register</i>	0F 01 [mod 010 r/m]	-	-	-	-	-	-	-	-	-	8	8		b,c
<i>LGS Load Pointer to GS</i>	0F B5 [mod reg r/m]	-	-	-	-	-	-	-	-	-	2	4		b
<i>LIDT Load IDT Register</i>	0F 01 [mod 011 r/m]	-	-	-	-	-	-	-	-	-	8	8		b,c
<i>LLDT Load LDT Register</i> From Register/Memory	0F 00 [mod 010 r/m]	-	-	-	-	-	-	-	-	-	5	5		a
<i>LMSW Load Machine Status Word</i> From Register/Memory	0F 01 [mod 110 r/m]	-	-	-	-	-	-	-	-	-	13	13		b,c
<i>LODS Load String</i>	A [110 w]	-	-	-	-	-	-	-	-	-	3	3		b
<i>LOOP Offset Loop/No Loop</i>	E2 +	-	-	-	-	-	-	-	-	-	1	1		r

= immediate 8-bit data
= immediate 16-bit data
= full immediate 32-bit data (8, 16, 32 bits)
+ = 8-bit signed displacement
+++ = full signed displacement (16, 32 bits)
x = modified
- = unchanged
u = undefined

Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS	REAL MODE/CLOCK COUNT		PROTECTED MODE/CLOCK COUNT		NOTES	
			Reg/Cache Hit	Reg/Cache Hit	Reg/Cache Hit	Reg/Cache Hit	Real Mode	Protected Mode
LOOPNZ/LOOPNE Offset	E0 +	- - - - -	1	1			r	
LOOPZ/LOOPE Offset	E1 +	- - - - -	1	1			r	
LSL Load Segment Limit From Register/Memory	0F 03 [mod reg r/m]	- - - - - x - - - -			8		a	g,h,j,p
LSS Load Pointer to SS	0F B2 [mod reg r/m]	- - - - -	2		4		a	h,i,j
LTR Load Task Register From Register/Memory	0F 00 [mod 011 r/m]	- - - - -			7		a	g,h,j,l
MOV Move Data								
Register to Register	8 [10dw] [11 reg r/m]	- - - - -	1	1			b	h,i,j
Register to Memory	8 [100w] [mod reg r/m]	- - - - -	1	1				
Register/Memory to Register	8 [101w] [mod reg r/m]	- - - - -	1	1				
Immediate to Register/Memory	C [011w] [mod 000 r/m] ###	- - - - -	1	1				
Immediate to Register (short form)	B [w reg] ###	- - - - -	1	1				
Memory to Accumulator (short form)	A [000w] +++	- - - - -	1	1				
Accumulator to Memory (short form)	A [001w] +++	- - - - -	1	1				
Register/Memory to Segment Register	8E [mod seg3 r/m]	- - - - -	1	1	1/3			
Segment Register to Register/Memory	8C [mod seg3 r/m]	- - - - -	1	1				
MOV Move to/from Control/Debug/Test Regs								
Register to CR0/CR2/CR3	0F 22 [11 eee reg]	- - - - -	20/5/5	6	20/5/5			1
CR0/CR2/CR3 to Register	0F 20 [11 eee reg]	- - - - -	6	6				
Register to DR0-DR3	0F 23 [11 eee reg]	- - - - -	16	16				
DR0-DR3 to Register	0F 21 [11 eee reg]	- - - - -	14	14				
Register to DR6-DR7	0F 23 [11 eee reg]	- - - - -	16	16				
DR6-DR7 to Register	0F 21 [11 eee reg]	- - - - -	14	14				
Register to TR3-5	0F 26 [11 eee reg]	- - - - -	10	10				
TR3-5 to Register	0F 24 [11 eee reg]	- - - - -	5	5				
Register to TR6-TR7	0F 26 [11 eee reg]	- - - - -	10	10				
TR6-TR7 to Register	0F 24 [11 eee reg]	- - - - -	10	10				
MOVX Move String	A [010w]	- - - - -	4	4			b	h
MOVX Move with Sign Extension								
Register from Register/Memory	0F B[111w] [mod reg r/m]	- - - - -	1	1			b	h
MOVX Move with Zero Extension								
Register from Register/Memory	0F B[011w] [mod reg r/m]	- - - - -	1	1			b	h

= immediate 8-bit data
 ## = immediate 16-bit data
 ### = full immediate 32-bit data (8, 16, 32 bits)
 + = 8-bit signed displacement
 +++ = full signed displacement (16, 32 bits)
 x = modified
 - = unchanged
 u = undefined



CPU Instruction Set Summary

Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS	REAL MODE CLOCK COUNT		PROTECTED MODE CLOCK COUNT		NOTES
			Reg/Cache Hit	Protected Mode	Reg/Cache Hit	Protected Mode	
MUL Unsigned Multiply Accumulator with Register/Memory Multiplier: Byte Word Doubleword	F [011w] [mod 100 r/m]	x - - - x x x u u x x	4 4 10		4 4 10	b	h
NEG Negate Integer	F [011w] [mod 011 r/m]	x - - - x x x x x x	1		1	b	h
NOP No Operation	90	- - - - - - - - - -	1		1		
NOT Boolean Complement	F [011w] [mod 010 r/m]	- - - - - - - - - -	1		1	b	h
OIO Official Invalid OpCode	0F FF	- - x 0 - - - - - -	1		8 - 125		
OR Boolean OR Register to Register Register to Memory Memory to Register Immediate to Register/Memory Immediate to Accumulator	0 [10dw] [11 reg r/m] 0 [100w] [mod reg r/m] 0 [101w] [mod reg r/m] 8 [00sw] [mod 001 r/m] ### 0 [110w] ###	0 - - - x x u x x 0	1 1 1 1 1		1 1 1 1 1	b	h
OUT Output to Port Fixed Port Variable Port	E [011w] # E [111w]	- - - - - - - - - -	14 14		14/28 14/28		m
OUTS Output String	6 [111w]	- - - - - - - - - -	14		14/28	b	h,m
POP Pop Value off Stack Register/Memory Register (short form) Segment Register (ES, SS, DS) Segment Register (FS, GS)	8F [mod 000 r/m] 5 [1 reg] [000 seg2 111] 0F [10 seg3 001]	- - - - - - - - - -	1 1 1 1		1 1 3 3	b	h,i,j
POPA Pop All General Registers	61	- - - - - - - - - -	6		6	b	h
POPB Pop Stack into FLAGS	9D	x x x x x x x x x x	9		9	b	h,n
PREFIX BYTES Assert Hardware LOCK Prefix Address Size Prefix Operand Size Prefix Segment Override Prefix CS DS ES FS GS SS	F0 67 66 2E 3E 26 64 65 36	- - - - - - - - - -					m

= immediate 8-bit data
= immediate 16-bit data
= full immediate 32-bit data (8, 16, 32 bits)
+ = 8-bit signed displacement
+++ = full signed displacement (16, 32 bits)
x = modified
- = unchanged
u = undefined

Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS	REAL MODE CLOCK COUNT	PROTECTED MODE CLOCK COUNT	NOTES	
			Reg/Cache Hit	Reg/Cache Hit		
PUSH <i>Push Value onto Stack</i> Register/Memory Register (short form) Segment Register (ES, CS, SS, DS) Segment Register (ES, GS) Immediate.	FF [mod 110 r/m] 5 [0 reg] [000 seg2, 110] 0F [10 seg3, 000] 6 [10s0]###	- -	1 1 1 1 1	1 1 1 1 1	b b b b b	h
PUSHA <i>Push All General Registers</i>	60	- - - - -	6	6	b	h
PUSHF <i>Push FLAGS Register</i>	9C	- - - - -	2	2	b	h
RCL <i>Rotate Through Carry Left</i> Register/Memory by 1 Register/Memory by CL Register/Memory by Immediate	D [000w] [mod 010 r/m] D [001w] [mod 010 r/m] C [000w] [mod 010 r/m] #	x - - - - u - - - - u - - - -	3 8 8	3 8 8	b	h
RCR <i>Rotate Through Carry Right</i> Register/Memory by 1 Register/Memory by CL Register/Memory by Immediate	D [000w] [mod 011 r/m] D [001w] [mod 011 r/m] C [000w] [mod 011 r/m] #	x - - - - u - - - - u - - - -	4 9 9	4 9 9	b	h
REP INS <i>Input String</i>	F3 6[110w]	- - - - -	12+5n	12+5n 28+5n	b	h,m
REP LODS <i>Load String</i>	F3 A[110w]	- - - - -	10+n	10+n	b	h
REP MOVS <i>Move String</i>	F3 A[010w]	- - - - -	9+n	9+n	b	h
REP OUTS <i>Output String</i>	F3 6[111w]	- - - - -	12+5n	12+5n 28+5n	b	h,m
REP STOS <i>Store String</i>	F3 A[101w]	- - - - -	10+n	10+n	b	h
REPE CMPS <i>Compare String</i> <i>(Find non-match)</i>	F3 A[011w]	x - - - x x x x x	10+2n	10+2n	b	h
REPNE SCAS <i>Scan String</i> <i>(Find non-ALX/EAX)</i>	F3 A[111w]	x - - - x x x x x	10+2n	10+2n	b	h
REPNE CMPS <i>Compare String</i> <i>(Find match)</i>	F2 A[011w]	x - - - x x x x x	10+2n	10+2n	b	h
REPNE SCAS <i>Scan String</i> <i>(Find ALX/EAX)</i>	F2 A[111w]	x - - - x x x x x	10+2n	10+2n	b	h
RET <i>Return from Subroutine</i> Within Segment Within Segment Adding Immediate to SP Intersegment Intersegment Adding Immediate to SP Protected Mode: Different Privilege Level Intersegment Intersegment Adding Immediate to SP	C3 C2 ## CB CA ##	- - - - - - - - - - - - - - - - - - - -	3 4 4 4	3 4 4 4	b	g,h,j,k,r

x = modified
- = unchanged
u = undefined

+ = 8-bit signed displacement
+++ = full signed displacement (16, 32 bits)

= immediate 8-bit data
= immediate 16-bit data
= full immediate 32-bit data (8, 16, 32 bits)



CPU Instruction Set Summary

Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS	REAL MODE CLOCK COUNT		PROTECTED MODE CLOCK COUNT		NOTES	
			Reg/Cache Hit	Reg/Cache Hit	Reg/Cache Hit	Protected Mode		
ROL Rotate Left Register/Memory by 1 Register/Memory by CL Register/Memory by Immediate	D[000w] [mod 000 r/m] D[001w] [mod 000 r/m] C[000bw] [mod 000 r/m] #	x - - - - - u - - - - - u - - - - -	1 2 1	1 2 1	b	h		
ROR Rotate Right Register/Memory by 1 Register/Memory by CL Register/Memory by Immediate	D[000w] [mod 001 r/m] D[001w] [mod 001 r/m] C[000bw] [mod 001 r/m] #	x - - - - - u - - - - - u - - - - -	1 2 1	1 2 1	b	h		
RSDC Restore Segment Register and Descriptor	0F 79 [mod seg3 r/m]	- - - - -	6	6	s	s		
RSLDT Restore LDT and Descriptor	0F 7B [mod 000 r/m]	- - - - -	6	6	s	s		
RSM Resume from SMAM Mode	0F AA	x x x x x x x x	40	40	s	s		
RSTS Restore TSS and Descriptor	0F 7D [mod 000 r/m]	- - - - -	6	6	s	s		
SAHF Store AH in FLAGS	9E	- - - - -	1	1				
SAL Shift Left Arithmetic Register/Memory by 1 Register/Memory by CL Register/Memory by Immediate	D[000w] [mod 100 r/m] D[001w] [mod 100 r/m] C[000bw] [mod 100 r/m] #	x - - - - - u - - - - - u - - - - -	1 2 1	1 2 1	b	h		
SAR Shift Right Arithmetic Register/Memory by 1 Register/Memory by CL Register/Memory by Immediate	D[000w] [mod 111 r/m] D[001w] [mod 111 r/m] C[000bw] [mod 111 r/m] #	x - - - - - u - - - - - u - - - - -	1 2 1	1 2 1	b	h		
SBB Integer Subtract with Borrow Register to Register Register to Memory Memory to Register Immediate to Register/Memory Immediate to Accumulator (short form)	I[104w] [11 reg r/m] I[1100w] [mod reg r/m] I[1101w] [mod reg r/m] 8[008sw] [mod 011 r/m] ### I[1110w] ###	x - - - - - u - - - - - u - - - - - u - - - - - u - - - - -	1 1 1 1 1	1 1 1 1 1	b	h		
SCAS Scan String	A [111w]	x - - - - -	2	2	b	h		
SETB/SETNA/SETC Set Byte on Below/Not Above or Equal/Carry To Register/Memory	0F 92 [mod 000 r/m]	- - - - -	1	1				
SETBE/SETNA Set Byte on Below or Equal/Not Above To Register/Memory	0F 96 [mod 000 r/m]	- - - - -	1	1				
SETE/SETZ Set Byte on Equal/Zero To Register/Memory	0F 94 [mod 000 r/m]	- - - - -	1	1				
SETL/SETNGE Set Byte on Less/Not Greater or Equal To Register/Memory	0F 9C [mod 000 r/m]	- - - - -	1	1				

+ = 8-bit signed displacement
 ++ = full signed displacement (16, 32 bits)
 # = immediate 8-bit data
 ## = immediate 16-bit data
 ### = full immediate 32-bit data (8, 16, 32 bits)
 x = modified
 - = unchanged
 u = undefined

Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS OF DF IF TF SF ZF AF PF CF	REAL MODE/CLOCK COUNT Reg/ Cache Hit	PROTECTED MODE/CLOCK COUNT Reg/ Cache Hit	NOTES	
					Real Mode	Protected Mode
SETLE/SETNG Set Byte on Less or Equal/Not Greater To Register/Memory 0F 9E [mod 000 r/m]		- - - - - - - - - -	1	1		h
SETNB/SETAE/SETNC Set Byte on Not Below/Above or Equal/Not Carry To Register/Memory 0F 93 [mod 000 r/m]		- - - - - - - - - -	1	1		h
SETNBE/SETA Set Byte on Not Below or Equal/Above To Register/Memory 0F 97 [mod 000 r/m]		- - - - - - - - - -	1	1		h
SETNE/SETNZ Set Byte on Not Equal/Not Zero To Register/Memory 0F 95 [mod 000 r/m]		- - - - - - - - - -	1	1		h
SETNL/SETGE Set Byte on Not Less/Greater or Equal To Register/Memory 0F 9D [mod 000 r/m]		- - - - - - - - - -	1	1		h
SETNLE/SETG Set Byte on Not Less or Equal/Greater To Register/Memory 0F 9F [mod 000 r/m]		- - - - - - - - - -	1	1		h
SETNO Set Byte on Not Overflow To Register/Memory 0F 91 [mod 000 r/m]		- - - - - - - - - -	1	1		h
SETNP/SETPO Set Byte on Not Parity/Parity Odd To Register/Memory 0F 9B [mod 000 r/m]		- - - - - - - - - -	1	1		h
SETNS Set Byte on Not Sign To Register/Memory 0F 99 [mod 000 r/m]		- - - - - - - - - -	1	1		h
SETO Set Byte on Overflow To Register/Memory 0F 90 [mod 000 r/m]		- - - - - - - - - -	1	1		h
SETP/SETPE Set Byte on Parity/Parity Even To Register/Memory 0F 9A [mod 000 r/m]		- - - - - - - - - -	1	1		h
SETS Set Byte on Sign To Register/Memory 0F 98 [mod 000 r/m]		- - - - - - - - - -	1	1		h
SGDT Store GDT Register To Register/Memory 0F 01 [mod 000 r/m]		- - - - - - - - - -	4	4		h, c
SHL Shift Left Logical Register/Memory by 1 Register/Memory by CL Register/Memory by Immediate 0000w [mod 100 r/m] D [001w] [mod 100 r/m] C [0000w] [mod 100 r/m] #		x - - - x x x u x x x u - - - x x x u x x x u - - - x x x u x x x	1 2 1	1 2 1		h b
SHLD Shift Left Double Register/Memory by Immediate Register/Memory by CL 0F A4 [mod reg r/m] # 0F A5 [mod reg r/m]		u - - - - x x x u x x x	4 5	4 5		h b

= immediate 8-bit data
= immediate 16-bit data
= full immediate 32-bit data (8, 16, 32 bits)
+ = 8-bit signed displacement
+++ = full signed displacement (16, 32 bits)
x = modified
- = unchanged
u = undefined



CPU Instruction Set Summary

Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS OF DF IF TF SF ZF AF PF CF	REAL MODE CLOCK COUNT		PROTECTED MODE CLOCK COUNT		NOTES	
			Reg/ Cache Hit	Reg/ Cache Hit	Reg/ Cache Hit	Protected Mode	Real Mode	
SHR <i>Shift Right Logical</i> Register/Memory by 1 Register/Memory by CL Register/Memory by Immediate	D [000w] [mod 101 r/m] D [001w] [mod 101 r/m] C [000w] [mod 101 r/m] #	x - - - x x x u x x x u - - - x x x u x x x u - - - x x x u x x x	1 2 1	1 2 1	b	h		
SHRD <i>Shift Right Double</i> Register/Memory by Immediate Register/Memory by CL	0F AC [mod reg r/m] # 0F AD [mod reg r/m]	u - - - x x x u x x x	4 5	4 5	b	h		
SIDT <i>Store IDT Register</i> To Register/Memory	0F 01 [mod 001 r/m]	- - - - - - - - - -	4	4	b,c	h		
SLEDT <i>Store LDT Register</i> To Register/Memory	0F 00 [mod 000 r/m]	- - - - - - - - - -	1	1	a	h		
SMINT <i>Software SMM Entry</i>	0F 7E	- - - - - - - - - -	55	55	s	s		
SMSW <i>Store Machine Status Word</i>	0F 01 [mod 100 r/m]	- - - - - - - - - -	6	6	b,c	h		
STC <i>Set Carry Flag</i>	F9	- - - - - - - - - -	1	1				
STD <i>Set Direction Flag</i>	FD	- 1 - - - - - - - -	7	7				
STI <i>Set Interrupt Flag</i>	FB	- - 1 - - - - - - -	7	7				
STOS <i>Store String</i>	A [101w]	- - - - - - - - - -	2	2	b	h		
STR <i>Store Task Register</i> To Register/Memory	0F 00 [mod 001 r/m]	- - - - - - - - - -		4	a	h		
SUB <i>Integer Subtract</i> Register to Register Register to Memory Memory to Register Immediate to Register/Memory Immediate to Accumulator (short form)	2 [10dw] [11 reg r/m] 2 [100w] [mod reg r/m] 2 [101w] [mod reg r/m] 8 [00sw] [mod 101 r/m] ### 2 [110w] ###	x - - - x x x x x x 1 1 1 1 1	1 1 1 1 1	1 1 1 1 1	b	h		
SVDC <i>Save Segment Register and Descriptor</i>	0F 78 [mod seg3 r/m]	- - - - - - - - - -	12	12	s	s		
SVLDI <i>Save LDT and Descriptor</i>	0F 7A [mod 000 r/m]	- - - - - - - - - -	12	12	s	s		
SVTC <i>Save TSK and Descriptor</i>	0F 7C [mod 000 r/m]	- - - - - - - - - -	14	14	s	s		
TEST <i>Test Bit</i> Register/Memory and Register Immediate Data and Register/Memory Immediate Data and Accumulator	8 [010w] [mod reg r/m] F [011w] [mod 000 r/m] ### A [100w] ###	0 - - - x x x u x x 0 1 1 1	1 1 1	1 1 1	b	h		
VERR <i>Verify Read Access</i> To Register/Memory	0F 00 [mod 100 r/m]	- - - - - x - - - -		7	a	g,h,j,p		
VERW <i>Verify Write Access</i> To Register/Memory	0F 00 [mod 101 r/m]	- - - - - x - - - -		7	a	g,h,j,p		
WAIT <i>Wait Until FPU Not Busy</i>	9B	- - - - - - - - - -	5	5				

+ = 8-bit signed displacement
 +++ = full signed displacement (16, 32 bits)
 # = immediate 8-bit data
 ## = immediate 16-bit data
 ### = full immediate 32-bit data (8, 16, 32 bits)
 x = modified
 - = unchanged
 u = undefined

Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS OF DF IF TF SF ZF AF PF CF	REAL MODE/CLOCK COUNT		PROTECTED MODE/CLOCK COUNT		NOTES	
			Reg/ Cache Hit	15	Reg/ Cache Hit	15	Real Mode	Protected Mode
<i>WBINVD Write-Back and Invalidate Cache</i>	0F 09	- - - - - - - - - -		15		15	t	t
<i>XADD Exchange and Add</i> Register1, Register2 Memory, Register	0F C(000w) [11 reg2 reg 1] 0F C(000w) [mod reg r/m]	x - - - x x x x x	2 2		2 2			
<i>XCHG Exchange</i> Register/Memory with Register Register with Accumulator	8(011w) [mod reg r/m] 9(0 reg]	- - - - - - - - - -	2 2		2 2		b,f	f,h
<i>XLAT Translate Byte</i>	D7	- - - - - - - - - -	4		4			h
<i>XOR Boolean Exclusive OR</i> Register to Register Register to Memory Memory to Register Immediate to Register/Memory Immediate to Accumulator (short form)	3 (00dw) [11 reg r/m] 3 (000w) [mod reg r/m] 3 (001w) [mod reg r/m] 8 (00sw) [mod 110 r/m]### 3 (010w)###	0 - - - x x u x 0	1 1 1 1 1		1 1 1 1 1		b	h

= immediate 8-bit data
= immediate 16-bit data
= full immediate 32-bit data (8, 16, 32 bits)
+ = 8-bit signed displacement
+++ = full signed displacement (16, 32 bits)
x = modified
- = unchanged
u = undefined

Instruction Notes for Instruction Set Summary

Notes a through c apply to Real Address Mode only:

- a. This is a Protected Mode instruction. Attempted execution in Real Mode will result in exception 6 (invalid op-code).
- b. Exception 13 fault (general protection) will occur in Real Mode if an operand reference is made that partially or fully extends beyond the maximum CS, DS, ES, FS, or GS segment limit (FFFFH). Exception 12 fault (stack segment limit violation or not present) will occur in Real Mode if an operand reference is made that partially or fully extends beyond the maximum SS limit.
- c. This instruction may be executed in Real Mode. In Real Mode, its purpose is primarily to initialize the CPU for Protected Mode.

Notes e through g apply to Real Address Mode and Protected Virtual Address Mode:

- e. An exception may occur, depending on the value of the operand.
- f. LOCK# is automatically asserted, regardless of the presence or absence of the LOCK prefix.
- g. LOCK# is asserted during descriptor table accesses.

Notes h through r apply to Protected Virtual Address Mode only:

- h. Exception 13 fault will occur if the memory operand in CS, DS, ES, FS, or GS cannot be used due to either a segment limit violation or an access rights violation. If a stack limit is violated, an exception 12 occurs.
- i. For segment load operations, the CPL, RPL, and DPL must agree with the privilege rules to avoid an exception 13 fault. The segment's descriptor must indicate "present" or exception 11 (CS, DS, ES, FS, GS not present). If the SS register is loaded and a stack segment not present is detected, an exception 12 occurs.

Continued on next page...



- j. All segment descriptor accesses in the GDT or LDT made by this instruction will automatically assert LOCK# to maintain descriptor integrity in multiprocessor systems.
- k. JMP, CALL, INT, RET, and IRET instructions referring to another code segment will cause an exception 13, if an applicable privilege rule is violated.
- l. An exception 13 fault occurs if CPL is greater than 0 (0 is the most privileged level).
- m. An exception 13 fault occurs if CPL is greater than IOPL.
- n. The IF bit of the flag register is not updated if CPL is greater than IOPL. The IOPL and VM fields of the flag register are updated only if CPL = 0.
- o. The PE bit of the MSW (CR0) cannot be reset by this instruction. Use MOV into CR0 if desiring to reset the PE bit.
- p. Any violation of privilege rules as apply to the selector operand does not cause a Protection exception, rather, the zero flag is cleared.
- q. If the coprocessor's memory operand violates a segment limit or segment access rights, an exception 13 fault will occur before the ESC instruction is executed. An exception 12 fault will occur if the stack limit is violated by the operand's starting address.
- r. The destination of a JMP, CALL, INT, RET, or IRET must be in the defined limit of a code segment or an exception 13 fault will occur.

Note s applies to Cyrix specific SMM instructions:

- s. All memory accesses to SMM space are non-cacheable. An invalid opcode exception 6 occurs unless SMI is enabled and ARK3 size > 0, and CPL = 0 and [SMAC is set or if in an SMI handler].

Note t applies to cache invalidation instructions with the cache operating in write-back mode:

- t. The total clock count is the clock count shown plus the number of clocks required to write all "modified" cache lines to external memory.