

# Optimizing IBM 6x86 and 6x86L Processor-Based Systems Using CPUmark<sub>16</sub>



---

## *Application Note*

*Author: Jack Smith*

Revision Summary: This is the initial release of this Application Note.



---

## Introduction

This application note describes how to obtain the highest score running the CPUmark<sub>16</sub><sup>TM</sup> benchmark in an IBM 6x86 or 6x86L processor<sup>1</sup>-based system. CPUmark<sub>16</sub> is available from the Ziff-Davis Benchmark Operation (ZDBOp) and can be run under PC Bench 9.0 or WinBench96. CPUmark<sub>16</sub> measures the performance of an x86 processor subsystem on 16-bit Windows® applications. To maximize the CPUmark<sub>16</sub> score, the entire subsystem (processor, chipset and memory) must be tuned. Below are steps to optimize CPUmark<sub>16</sub>. Please refer to processor databooks and application notes for technical details on IBM 6x86 and 6x86L processors.

---

## Steps to optimize CPUmark16 in an IBM 6x86 or 6x86L processor-based system

1. Optimize PUZZLE.EXE score: See application note #40206 *Optimizing 6x86 and 6x86L Processor-Based Systems Using PUZZLE.EXE*.
2. Optimize chipset (set jumpers on system board, select BIOS options appropriately)
  - a) Enable L2 cache in WRITE-BACK mode.
  - b) Select fastest SRAM timing (wait states). Use the fastest SRAM available (Synchronous Flow-Through SRAM is usually best.)
  - c) Select fastest DRAM timing (wait states, CAS, RAS) Use the fastest DRAM available.
  - d) Select fastest I/O timing for PCI, VESA and ISA devices.
  - e) Enable "Linear burst" sequence for reads if supported by chipset.
3. Optimize 6x86 and 6x86L by running M1OPT.EXE (available from IBM Microelectronics) which:
  - a) defines address regions for the system and enables the following features for accesses in the main memory (DRAM) region:
    - L1 cache in write-back mode
    - Write Gathering: Successive byte, word and double-word writes are combined into single 64-bit writes (RCRx WG=1).
    - Weak Write Ordering: Allows reads to occur before writes, out of program order, in cases where the information to be read is instructions or operands needed to keep the pipelines moving (RCRx WWO=1).
  - b) Allocates a new cache line in L1 for write misses (CCR5 WT\_ALLOC=1) for all regions defined as cacheable.
  - c) Causes I/O accesses to occur with no delay between them (CCR4 IORT=111b).

---

<sup>1</sup> The IBM 6x86 and 6x86L microprocessors are designed by Cyrix Corp., and manufactured by IBM Microelectronics.

This setup, coupled with features automatically enabled in the IBM 6x86 and 6x86L processor at power-up (branch prediction, speculative execution, out of order execution and data forwarding), helps to optimize the system for the IBM 6x86 and 6x86L processors and can provide maximum performance on CPUmark<sub>16</sub> and other system benchmarks.

---

## References

1. IBM 6x86 Microprocessor Databook, IBM Microelectronics, 1996.
2. IBM 6x86L Microprocessor Databook Addendum, IBM Microelectronics, 1997.

---

© Copyright IBM Corporation 1995, 1997. All rights reserved.

IBM and the IBM logo are registered trademarks of International Business Machines Corporation.

IBM Microelectronics is a trademark of the IBM Corp.

6x86 and 6x86L are trademarks of Cyrix Corporation

Other company, product or service names, may be trademarks or service marks of others.

The information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in implantation or other life support applications where malfunction may result in injury or death to persons. The information contained in this document does not affect or change IBM's product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. All the information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

This Application note is intended to provide motherboard designers and system integrators with guidelines and basic tools to help them set board jumpers correctly and select appropriate BIOS options for the IBM 6x86 and 6x86L microprocessors. IBM makes no guarantee whatsoever of results to be obtained using this Application note or the benchmarking programs referenced herein. Furthermore, results obtained using the benchmarking program are not offered as indications of overall microprocessor performance or system performance nor should they be used as a basis for comparison with other microprocessors.

IBM makes the software language contained in this document available solely for use on an as is basis without warranty of any kind. By using the software language you agree to use the software language at your own risk. To the maximum extent permitted by law, IBM disclaims all warranties of any kind either express or implied, including, without limitation implied warranties of merchantability and fitness for a particular purpose. IBM is not obligated to provide any updates to the software language.

**THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS.  
In no event will IBM be liable for any damages arising directly or indirectly from any use of the information contained in this document.**