
Contents

Preface **v**

Scope of the Book	v
Studying Real Machines	vi
Introductory Notions: The Tools of the Trade	vii
The Dual Roles of the Chapters That Lie Ahead	xvi
The Amount of Detail and the Task at Hand	xvii
Text Insets	xix
Description, Content and Use of the CD-ROM	xx
Web-site	xxi
Acknowledgments	xxii

List of Figures **xxxiii**

List of Tables **xxxvii**

1 Microprocessors, Platforms, and Systems **1**

Designing and Implementing a Microprocessor	1
<i>What Needs to be Done?</i>	3
<i>Constraints</i>	4
<i>Testing</i>	8
<i>Defining a Processor's Instruction Set Architecture</i>	13
<i>Model of the Microprocessor at the RTL Level</i>	16
<i>Golden Representation</i>	22
<i>Behavioral (Functional) Simulation</i>	23

<i>Model at the Gate and Circuit Levels</i>	26
<i>Gate and Circuit Level Simulation and Hardware Emulation</i>	26
<i>Generate Netlists and Physical Layout</i>	28
<i>Mask Generation, Wafer Fabrication, and Packaging</i>	33
Designing and Implementing a 3D Graphics PC Platform	35
<i>PC Platforms: Key Components and Interconnections</i>	35
<i>Display Adapters</i>	46
Perspectives from Eckert-Mauchly Award Winners	53
Summary of Chapter and How to Proceed	61
 2 A Microarchitecture Case Study	 63
 An Overview of the K6 3D Microprocessor	 64
<i>A Range of Design Approaches</i>	64
<i>A Family of Microprocessors</i>	66
<i>K6 3D Block Diagram</i>	68
L1-Cache, L2- Cache, Store Queue, and System Interface	72
Superscalar Design	74
The Execution Units	77
<i>Latencies</i>	83
<i>Status Flags, Faults, Traps, Interrupts, and Abort Cycles</i>	83
<i>Architectural and Microarchitectural Registers</i>	88
<i>Register Number and Name Mappings</i>	91
<i>Special Registers and Model Specific Registers</i>	94
Branch Direction Prediction Logic and the Branch Resolving Unit	105
The L1 and L2 Caches (revisited)	108
The Instruction Buffer and Instruction Registers	113
Predecoding Logic	115
<i>Predecode Bits</i>	117
<i>Combinational Predecode Analysis Logic</i>	117
<i>Use of the Predecode Bits</i>	121
The Decoders	123
<i>Decoder Combinations</i>	126
Decoder and Scheduler OpQuads	126
The Scheduler	128
<i>Issue Selection Logic</i>	133
<i>Operand Selection Logic</i>	134
<i>Load/Store Ordering Logic</i>	134
<i>Status Flag Handling Logic</i>	135
<i>Status Flag-Dependent RegOp Logic</i>	135

<i>Branch Resolution Logic</i>	135
<i>Self-Modifying Code Support Logic</i>	136
<i>Global Control Logic</i>	136
<i>OpQuad Expansion Logic</i>	136
<i>Op Commit Unit</i>	137
OpQuad Sequences and the RISC86 Operation Set	137
<i>OpQuad Sequences</i>	137
<i>Formats for Decoder Ops</i>	142
<i>LdOp and StOp Field Descriptions</i>	143
<i>RegOp Field Descriptions</i>	150
<i>SpecOp Field Descriptions</i>	155
<i>LIMM Op Field Descriptions</i>	158
Execution Pipelines	158
<i>Faults, Traps, Abort Cycles, and the Pipelines</i>	168
<i>Fault and Trap Handling</i>	169
<i>LdOp Abort Cycles</i>	170
<i>LdOp Misaligned Accesses</i>	171
<i>StOp Abort Cycles</i>	172
<i>StOp Misaligned Accesses</i>	173
<i>BRU Pipeline</i>	174
Handling Faults, Traps, and Precise Interrupts	175
<i>Re-examining The Abort Cycle</i>	176
<i>Precise Interrupts and Precise Exceptions</i>	177
System Interface	179
Chapter Summary	181
 3 The K6 3D Microarchitecture	 183
 The Scheduler: An Expanded Description	 183
<i>Loading the Scheduler</i>	184
<i>Shifting OpFields from Row to Row</i>	187
<i>Pseudo-RTL Descriptions</i>	188
<i>Static Field Storage Element Shifting Operation</i>	190
<i>Dynamic Field Storage Element Operation</i>	190
<i>The LdEntry Signals: Shifting the OpQuads</i>	193
<i>Static and Dynamic Fields</i>	196
<i>An Op Entry's Static Fields in More Detail</i>	198
<i>An Op Entry's Dynamic Fields in More Detail</i>	205
<i>The OpQuad Fields in More Detail</i>	213

The Scheduler Pipeline	218
<i>Op Issue Stage Logic Overview</i>	222
<i>Operand Fetch Stage Logic Overview</i>	223
<i>LdOp-StOp Ordering Logic Overview</i>	225
<i>Status Flag Handling Logic Overview</i>	226
<i>Status Flag Dependent RegOp Logic Overview</i>	226
<i>Branch Resolution Logic Overview</i>	227
<i>Global Control Logic Overview</i>	228
<i>Self-Modifying Code Support Logic Overview</i>	228
<i>Issue Selection Logic</i>	228
<i>Operand Information Broadcast</i>	232
<i>RegOp Bumping</i>	246
<i>Load/Store Ordering Logic</i>	248
<i>Scheduler Op Entry Fields Read Out During Operand Transfer</i>	252
<i>Global Control Logic</i>	253
<i>Status Flag Handling Logic, Status Flag</i>	
<i>Dependent RegOp Logic, Branch Resolution Logic,</i>	
<i>and Nonabortable RegOp Logic</i>	258
<i>Self-Modifying Code Support Logic</i>	271
The OCU: An Expanded Description	272
<i>Commitment Constraints</i>	274
<i>FAULT Ops and LdStOps With Pending Faults</i>	276
<i>Debug Traps and Sequential and Branch Target Limit Violations</i>	276
<i>Aborts for Mispredicted BRCOND Ops</i>	277
<i>The Timing of Result Commitments</i>	278
<i>Memory Writes</i>	278
<i>The Timing of Aborts</i>	278
<i>General Register Commitment</i>	279
<i>Multiple Simultaneous Full and Partial Writes</i>	280
<i>Status Flag Commitment</i>	283
<i>StOps and Memory Write Commitment</i>	285
<i>Memory Read Fault Handling</i>	291
<i>FAULT Op Commitment</i>	292
<i>LDDHA and LDAHA Op Commitment</i>	293
<i>Sequential and Branch Target Segment Limit Violation Handling</i>	294
<i>Mispredicted BRCOND Op Handling</i>	295
<i>OpQuad Retirement</i>	295
<i>Abort Cycle Generation</i>	296
<i>Avoiding Deadlock</i>	298
Register Renaming	300
<i>Implications for Pipeline Operation</i>	301

<i>Explicit Register Renaming</i>	304
<i>Implicit Register Renaming</i>	307
<i>The MMX and 3D Registers</i>	310
<i>Differences Between the Implicit and Explicit Register Renaming Schemes</i>	312
Summary of the Chapter	314

4 Technology Components of Platform Architecture 315

PC Design Metastandards	316
<i>Forces Driving Platform Architecture</i>	316
<i>PC Design Guides and Specifications</i>	321
<i>Platform Categories</i>	326
Platform-Level Technology	329
<i>Enhanced User Experience</i>	329
<i>Appliance-Like Operation</i>	344
<i>Total Cost-of-Ownership</i>	347
<i>Connectivity</i>	350
Component-Level Technology	367
<i>Processors</i>	368
<i>Storage Devices</i>	370
<i>General-Purpose Buses</i>	372
<i>Device-Specific Buses and Ports</i>	401
Chapter Summary	425

5 Platform Memory Technology 427

Basic Memory Technologies	428
<i>Asynchronous DRAM</i>	428
<i>Synchronous DRAM</i>	434
Emerging Memory Technologies	435
<i>Rambus</i>	436
<i>Synchronous-Link DRAM (SLDRAM)</i>	442
North-Bridge Memory Controller	443
<i>Overview</i>	443
<i>FPM, EDO, and SDRAM Support</i>	448
<i>Consequences of Multiple Banks of DRAM</i>	449
<i>Memory Controller Functions</i>	453
Chapter Summary	461

6 Platform Optimization Techniques and Directions **463**



Survey Of Platform Performance Optimizations	464
<i>Improving Data Movement and Manipulation in the Platform</i>	464
<i>Overall System Architecture Performance Optimization</i>	467
<i>Performance Optimization Specifics in a Contemporary</i>	
<i>3D Graphics Platform</i>	480
<i>Summary of Contemporary Platform Optimizations</i>	492
Platform Directions	495
<i>Overview of Contemporary Issues Impacting PC Platforms</i>	495
<i>Contemporary Platform Strategic Issues</i>	499
<i>Next-Generation Platforms</i>	506
<i>A Vision of Platforms Beyond the Millennium</i>	508
Chapter Summary	514

References to Authors and Other Individuals **515**



References to Suggested Readings **519**



Copyright and Legal Notices **521**



Glossary/Index **525**

