
List of Tables

1 Microprocessors, Platforms, and Systems 1

| | | |
|-----------|----------------------------------|---|
| Table 1.1 | Levels of Abstraction Comparison | 3 |
|-----------|----------------------------------|---|

2 A Microarchitecture Case Study 63

| | | |
|------------|--|-----|
| Table 2.1 | K6 Family Members | 66 |
| Table 2.2 | Types of RISC86 Ops | 71 |
| Table 2.3 | x86 General Purpose Register Names and Sizes | 90 |
| Table 2.4 | Register Number/Name Correspondence | 92 |
| Table 2.5 | SR0, General Control and Status Register | 96 |
| Table 2.6 | SR1, Fault Control and Status Register | 98 |
| Table 2.7 | SR2, Instruction and Page Fault Register | 98 |
| Table 2.8 | SR3, Page Fault Register | 99 |
| Table 2.9 | SR4, Fault PC Register | 99 |
| Table 2.10 | SR5, Configuration Register (in RUX) | 99 |
| Table 2.11 | SR13, Instruction Decode Control Register | 100 |
| Table 2.12 | SR16, MMX/3D Status Bits Register | 102 |
| Table 2.13 | SR17 and SR18, Time Stamp Control Registers | 102 |
| Table 2.14 | SR21, Configuration Register (in RUX) | 102 |
| Table 2.15 | SR24, NP Presence and Opcode Register | 103 |
| Table 2.16 | SR25, NP Code Selector Register | 103 |
| Table 2.17 | SR26, NP Code Offset Register | 104 |
| Table 2.18 | SR27, NP Data Selector Register | 104 |
| Table 2.19 | SR28, NP Data Offset Register | 104 |
| Table 2.20 | SR29, NPCFG (FPU Configuration) Register | 104 |
| Table 2.21 | Line/Subblock L1 I-Cache Organization | 109 |
| Table 2.22 | Decoder OpQuad LdOp and StOp Format | 143 |
| Table 2.23 | LdOp and StOp Type(3:0) Field | 145 |
| Table 2.24 | LdOp and StOp ASz(1:0) Field | 146 |

| | | |
|-------------------|--|------------|
| Table 2.25 | DSz(1:0) Field for LdStOps other than LDF STF, LDM, & CDAF | 146 |
| Table 2.26 | DSz(1:0) Field for LdStOps LDF, STF, LDM & CDAF | 146 |
| Table 2.27 | LdOp and StOp Seg(3:0) Field | 147 |
| Table 2.28 | LdOp and StOp ISF(1:0) Field | 148 |
| Table 2.29 | LdOp and StOp LD (Large Displacement) Field | 148 |
| Table 2.30 | Decoder OpQuad RegOp Format | 150 |
| Table 2.31 | RegOp Type(5:1) Field General Arithmetic Operations | 150 |
| Table 2.32 | RegOp Type(5:1) Field Shift and MMX Operations | 151 |
| Table 2.33 | RegOp Type(5:1) Field for Other Arithmetic RegOps | 152 |
| Table 2.34 | RegOp Type(5:1) Field for Special RegOps | 153 |
| Table 2.35 | RegOp Ext(3:0) Field | 153 |
| Table 2.36 | RegOp DSz(2:0) Field | 154 |
| Table 2.37 | RegOp I (Immediate) Field | 154 |
| Table 2.38 | Decoder OpQuad SpecOp Format | 155 |
| Table 2.39 | SpecOp Type(3:0) Field | 155 |
| Table 2.40 | SpecOp CC(4:1) Field | 156 |
| Table 2.41 | SpecOp DSz(1:0) Field | 157 |
| Table 2.42 | Decoder OpQuad LMM Op Format | 158 |
| Table 2.43 | Pipeline Notational Correspondence | 166 |

3 The K6 3D Microarchitecture

183

| | | |
|-------------------|---|------------|
| Table 3.1 | Static Fields Per Op Entry | 197 |
| Table 3.2 | Dynamic Fields per Op Entry | 197 |
| Table 3.3 | OpQuad Fields per OpQuad | 198 |
| Table 3.4 | Op Type Specified by the Type Field | 199 |
| Table 3.5 | OpInfo Data for a RegOp | 204 |
| Table 3.6 | OpInfo Data for a LdStOp | 204 |
| Table 3.7 | OpInfo Data for a SpecOp | 205 |
| Table 3.8 | Interpretations of the State Field | 206 |
| Table 3.9 | Status Flags Groups Specified by the StatMod Field | 211 |
| Table 3.10 | Addition of New Row to Table 2.43 | 222 |
| Table 3.11 | Potential Conflicts When Reading/Writing Operand/Result Values | 301 |

| | |
|--|-----|
| 4 Technology Components of Platform Architecture | 315 |
|--|-----|



| | | |
|-----------|---|-----|
| Table 4.1 | Comparison of Core System Requirements for Different PC Specifications | 324 |
|-----------|---|-----|

| | |
|------------------------------|-----|
| 5 Platform Memory Technology | 427 |
|------------------------------|-----|



| | | |
|-----------|--------------------------------------|-----|
| Table 5.1 | Rambus Channel Pins and Signal Types | 438 |
|-----------|--------------------------------------|-----|

