



# Chapter 6


## Figures



**Figure 6.1** RATE DEGRADATION




**Figure 6.2** ROLES OF PLATFORM COMPONENTS IN 3D GRAPHICS



**Figure 6.3** 3D GRAPHICS PIPELINE STAGES (THE GEOMETRY STAGE)

## The Rendering Stage

frame "n+1" is being *drawn*,  
and while . . .




- Graphics Accelerator Reads Display Lists from Main Memory
- Graphics Accelerator transfers Texture Maps
- Graphics Accelerator operates directly on secondary frame buffer in Video Memory

- Build Bit-Maps in Frame Buffers
- Execute Display Lists Setup in Geometry Stage
  - Draw Circles, Triangles, Lines, and Points
  - Clip to Screen Space
  - Remove Hidden Surfaces, Depth Cueing
  - Coloring, Shading, and Texture
  - Move Texture Maps from Main Memory to Video Memory as Required

## The Display Stage


frame "n" is being *painted* to  
the screen.



- Video Accelerator reads primary frame buffer
- Video Accelerator merges external streaming video data with frame buffer video data
- Video Accelerator pumps merged stream to display


- Frame Buffer Fetch
- Pixel, Scanline, Frame Timing
- Color Look Up
- Hardware Scaling
- Display multiple windows
- Insert moving cursors, sprites, and video
- Format YUV 4:2:2 video for RGB
  - interpolation (decompression)
  - color space conversion
  - frame rate conversion
- Convert Digital Pixel Data to Analog Signals

**Figure 6.4** 3D GRAPHICS PIPELINE STAGE (THE RENDERING STAGE AND THE DISPLAY STAGE)




**Figure 6.5** METHODS OF CONNECTIVITY

Adapted with permission of Advanced Micro Devices Inc., from *Competing with Intel*, Copyright 1997.




**Figure 6.6** VARIATIONS IN INTERNET BANDWIDTH

Adapted with permission of Advanced Micro Devices Inc., from *Corporate Strategy*, presentation by Atiq Raza, Copyright 1997.



**Figure 6.7** 66MHz SOCKET 7 BUS PLATFORM


Adapted with permission of Advanced Micro Devices Inc., from A New World Order—Alternative, Microsoft Windows Platforms, Copyright 1997.



**Figure 6.8** A 100MHz SUPER 7 BUS PLATFORM

Adapted with permission of Advanced Micro Devices Inc., from *A New World Order—Alternative, Microsoft Windows Platforms*, Copyright 1997.






**Figure 6.9** A 100MHz SUPER 7 BUS PLATFORM WITH BACKSIDE CACHE

Adapted with permission of Advanced Micro Devices Inc., from *A New World Order—Alternative, Microsoft Windows Platforms*, Copyright 1997.

---


## AMD-K7™ Processor



- Driven by customer requirements
- Clock speeds in excess of 500 MHz
- Advanced bus interface, “Alpha” EV6 bus protocol
- Plan of record: slot “A” mechanically identical to Intel’s slot 1
- Enabling alternative platforms for 1999 and Beyond


**Figure 6.10** AMD-K7 PROCESSOR

Copyright 1997/1998, Advanced Micro Devices Inc., used with permission.




**Figure 6.11** COMMUNICATIONS BANDWIDTH ASCENSION

Adapted with permission of Advanced Micro Devices Inc., from *Competing with Intel*, Copyright 1997, based on George Gilder's, *Telecosm* articles as published in *Forbes* ASAP and available on the George Gilder Web Site.



**Figure 6.12** INTERNET CONNECTED COMPUTATION

Adapted with permission of Advanced Micro Devices Inc., from *Competing with Intel*, Copyright 1997.



**Figure 6.13** INTRANET CONNECTED COMPUTATION

Adapted with permission of Advanced Micro Devices Inc., from *Competing with Intel*, Copyright 1997.