

# SONY® CXK58267AP/ASP/AM -70L/85L/10L/12L -70LL/85LL/10LL/12LL

## 32768-word × 8-bit High Speed CMOS Static RAM


### Description

CXK58267AP/ASP/AM is 262,144 bits high speed CMOS static RAM organized as 32,768 words by 8 bits and operates from a single 5V supply. The CXK58267AP/ASP/AM's two chip enable inputs are useful for battery back up operation for nonvolatility.


### Features

- Fast access time : (Access time)  
CXK58267AP/ASP/AM-70L, 70LL 70ns(Max.)  
CXK58267AP/ASP/AM-85L, 85LL 85ns(Max.)  
CXK58267AP/ASP/AM-10L, 10LL 100ns(Max.)  
CXK58267AP/ASP/AM-12L, 12LL 120ns(Max.)
- Low power operation :  
CXK58267AP/ASP/AM-70LL, 85LL, 10LL, 12LL ;  
Standby : 1  $\mu$ W (Typ.)  
Operation : 15mW (Typ.)  
CXK58267AP/ASP/AM-70L, 85L, 10L, 12L ;  
Standby : 2.5  $\mu$ W (Typ.)  
Operation : 15mW (Typ.)
- Single +5V supply : +5V  $\pm$  10 %
- Fully static memory...No clock or timing strobe required
- Equal access and cycle time
- Common data input and output : three state output
- Directly TTL compatible : All inputs and outputs

### Block Diagram



### Pin Configuration (Top View)



### Pin Description

Symbol	Description
A0 to A14	Address input
I/O1 to I/O8	Data input/output
CE1, CE2	Chip enable 1, 2 input
WE	Write enable input
Vcc	+5V power supply
GND	Ground

**Absolute Maximum Ratings**

(Ta = 25°C, GND = 0V)

Item	Symbol		Rating	Unit
Supply voltage	Vcc		- 0.5 to + 7.0	V
Input voltage	VIN		- 0.5* to Vcc + 0.5	V
Input and output voltage	VI/O		- 0.5* to Vcc + 0.5	V
Allowable power dissipation	Pd	CXK58267AP/ASP	1.0	W
		CXK58267AM	0.7	
Operating temperature	Topr		0 to + 70	°C
Storage temperature	Tstg		- 55 to + 150	°C
Soldering temperature • time	Tsolder		260 • 10	°C • sec

\* VIN, VI/O = - 3.0V Min. for pulse width less than 50ns.

**Truth Table**

CE1	CE2	WE	Mode	I/O1 to I/O8	Vcc Current
H	X	X	Not selected	High Z	Isb1, Isb2
X	L	X	Not selected	High Z	Isb1, Isb2
L	H	H	Read	Data out	Icc1, Icc2
L	H	L	Write	Data in	Icc1, Icc2

X : "H" or "L"

**DC Recommended Operating Conditions** (Ta = 0 to + 70°C, GND = 0V)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Input high voltage	VIH	2.2	—	Vcc + 0.3	V
Input low voltage	VL	- 0.3*	—	0.8	V

\* VI<sub>L</sub> = - 3.0V Min. for pulse width less than 50ns.

**Electrical Characteristics****• DC and operating characteristics**

(Vcc = 5V ± 10%, GND = 0V, Ta = 0 to +70°C)

Item	Symbol	Test conditions	-70L/85L/10L/12L			-70LL/85LL/10LL/12LL			Unit	
			Min.	Typ.*	Max.	Min.	Typ.*	Max.		
Input leakage current	I <sub>LI</sub>	V <sub>IN</sub> = GND to V <sub>CC</sub>	-0.5	—	0.5	-0.5	—	0.5	μA	
Output leakage current	I <sub>LO</sub>	CE1 = V <sub>IL</sub> or CE2 = V <sub>IL</sub> or WE = V <sub>IL</sub> , V <sub>I/O</sub> = GND to V <sub>CC</sub>	-0.5	—	0.5	-0.5	—	0.5	μA	
Operating power supply current	I <sub>CC1</sub>	CE1 = V <sub>IL</sub> , CE2 = V <sub>IH</sub> , I <sub>OUT</sub> = 0mA	—	3	10	—	3	10	mA	
		CE1 = 0.2V, CE2 = V <sub>CC</sub> - 0.2V V <sub>IN</sub> = 0.2V or V <sub>CC</sub> - 0.2V	—	1	5	—	1	5		
Average operating current	I <sub>CC2</sub>	Min. cycle Duty = 100%, I <sub>OUT</sub> = 0mA	70L/70LL	—	30	50	—	30	50	mA
			85L/85LL	—	25	50	—	25	50	
			10L/10LL	—	23	50	—	23	50	
			12L/12LL	—	20	50	—	20	50	
Standby current	I <sub>SB1</sub>	CE2 ≤ 0.2V or (CE1 ≥ V <sub>CC</sub> - 0.2V CE2 ≥ V <sub>CC</sub> - 0.2V)	0 to 70°C	—	—	25	—	—	5	μA
			0 to 40°C	—	—	5	—	—	1	
			25°C	—	0.5	2	—	0.2	0.5	
	I <sub>SB2</sub>	CE2 = V <sub>IL</sub> , or CE1 = V <sub>IH</sub>	—	0.6	3	—	0.6	3	mA	
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0mA	2.4	—	—	2.4	—	—	V	
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.1mA	—	—	0.4	—	—	0.4	V	

\* V<sub>CC</sub> = 5V, Ta = 25°C**I/O capacitance**

(Ta = 25°C, f = 1MHz)

Item	Symbol	Test conditions	Min.	Max.	Unit
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V	—	6	pF
I/O capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0V	—	8	pF


**Note)** This parameter is sampled and is not 100% tested.

**AC characteristics**

• **AC test conditions** (V<sub>cc</sub> = 5V ± 10%, T<sub>a</sub> = 0 to +70°C)

Item	Conditions
Input pulse high level	V <sub>IH</sub> = 2.2V
Input pulse low level	V <sub>IL</sub> = 0.8V
Input rise time	t <sub>r</sub> = 5ns
Input fall time	t <sub>f</sub> = 5ns
Input and output reference level	1.5V
Output load conditions	85L / 85LL / 10L / 10LL / 12L / 12LL 70L / 70LL
	C <sub>L</sub> * = 100pF, 1TTL
	C <sub>L</sub> * = 30pF, 1TTL

\* C<sub>L</sub> includes scope and jig capacitances.



## • Read cycle

Item	Symbol	-70L/70LL		-85L/85LL		-10L/10LL		-12L/12LL		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read cycle time	t <sub>RC</sub>	70	—	85	—	100	—	120	—	ns
Address access time	t <sub>A</sub>	—	70	—	85	—	100	—	120	ns
Chip enable access time (CE1, CE2)	t <sub>CO1</sub> , t <sub>CO2</sub>	—	70	—	85	—	100	—	120	ns
Output hold from address change	t <sub>OH</sub>	20	—	20	—	20	—	20	—	ns
Chip enable to output in low Z (CE1, CE2)	t <sub>LZ1</sub> , t <sub>LZ2</sub>	10	—	10	—	10	—	10	—	ns
Chip disable to output in high Z (CE1, CE2)	t <sub>HZ1</sub> *, t <sub>HZ2</sub> *	0	30	0	30	0	30	0	30	ns

\* t<sub>HZ1</sub> and t<sub>HZ2</sub> are defined as the time required for outputs to turn to high impedance state and are not referred to as output voltage levels.


## • Write cycle

Item	Symbol	-70L/70LL		-85L/85LL		-10L/10LL		-12L/12LL		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write cycle time	t <sub>WC</sub>	70	—	85	—	100	—	120	—	ns
Address valid to end of write	t <sub>AW</sub>	65	—	75	—	80	—	100	—	ns
Chip enable to end of write	t <sub>CW</sub>	65	—	75	—	80	—	100	—	ns
Data to write time overlap	t <sub>DW</sub>	30	—	30	—	35	—	40	—	ns
Data hold from write time	t <sub>DH</sub>	0	—	0	—	0	—	0	—	ns
Write pulse width	t <sub>WP</sub>	50	—	50	—	60	—	70	—	ns
Address setup time	t <sub>AS</sub>	0	—	0	—	0	—	0	—	ns
Write recovery time (WE)	t <sub>WR</sub>	0	—	0	—	0	—	0	—	ns
Write recovery time (CE1, CE2)	t <sub>WR1</sub>	0	—	0	—	0	—	0	—	ns
Output active from end of write	t <sub>OW</sub>	10	—	10	—	10	—	10	—	ns
Write to output in high Z	t <sub>WHZ</sub> *	0	25	0	25	0	25	0	25	ns


\* t<sub>WHZ</sub> is defined as the time required for outputs to turn to high impedance state and is not referred to as output voltage level.

**Timing Waveform**


- Read cycle (1) :  $\overline{CE1} = V_{IL}$ ,  $CE2 = V_{IH}$ ,  $\overline{WE} = V_{IH}$




- Read cycle (2) :  $\overline{WE} = V_{IH}$




- Write cycle (1) :  $\overline{WE}$  control



- Write cycle (2) : CE1 control



- Write cycle (3) : CE2 control



- \*1. A write occurs during the period of CE1 and WE being low and CE2 being high.
- \*2. tWR1 is measured from the earlier of CE1 or WE going high and CE2 going low to the end of write cycle.
- \*3. During I/O pins are in the output state, the data input signals of opposite phase to the output must not be applied.


**Data Retention Characteristics**

(Ta = 0 to 70°C)


Item	Symbol	Test conditions	-70L/85L/ 10L/12L			-70LL/85LL/ 10LL/12LL			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Data retention voltage	V <sub>DR</sub>	*1	2.0	—	5.5	2.0	—	5.5	V
Data retention current	I <sub>CCDR1</sub>	V <sub>CC</sub> = 3.0V*1	0 to 70°C	—	—	10	—	—	3
			0 to 40°C	—	—	2	—	—	0.6
			25°C	—	0.25	1	—	0.1	0.3
I <sub>CCDR2</sub>	V <sub>CC</sub> = 2.0 to 5.5V*1	—	0.5	25	—	0.2	5	μA	
Data retention setup time	t <sub>CDRS</sub>	Chip disable to data retention mode	0	—	—	0	—	—	ns
Recovery time	t <sub>R</sub>		t <sub>RC</sub> *2	—	—	t <sub>RC</sub> *2	—	—	ns

\*1. CE1 ≥ V<sub>CC</sub> - 0.2V, CE2 ≥ V<sub>CC</sub> - 0.2V (CE1 control) or CE2 ≤ 0.2V (CE2 control)\*2. t<sub>RC</sub>: Read cycle time**Data retention waveform**

- Low supply voltage data retention waveform (1) (CE1 control)




- Low supply voltage data retention waveform (2) (CE2 control)




## Example of Representative Characteristics


**Supply current vs. Supply voltage**




**Supply current vs. Ambient temperature**




**Supply current vs. Frequency**




**Access time vs. Load capacitance**









**Access time vs. Supply voltage**



**Access time vs. Ambient temperature**




**Standby current vs. Supply voltage****Standby current vs. Ambient temperature****Input voltage level vs. Supply voltage****Standby current vs. Ambient temperature****Output high current vs. Output high voltage****Output low current vs. Output low voltage**

**Package Outline** Unit : mm


CXK58267AP

28pin DIP (Plastic) 600mil 4.2g



CXK58267ASP

28pin DIP (Plastic) 300mil 2.0g



CXK58267AM

28pin SOP (Plastic) 450mil 0.7g

