# United States Patent [19]

Pleva et al.

#### [54] PERSONAL COMPUTER BUS INTERFACE CHIP WITH MULTI-FUNCTION ADDRESS RELOCATION PINS

- [75] Inventors: Robert M. Pleva, Livermore; Robert W. Catlin, Santa Clara, both of Calif.
- [73] Assignee: Chips and Technologies, Inc., San Jose, Calif.
- [21] Appl. No.: 181,138
- [22] Filed: Apr. 13, 1988
- [51] Int. Cl.<sup>5</sup> ...... G06F 13/12; G06F 13/14;

364/240

[58] Field of Search ... 364/200 MS File, 900 MS File; 370/85

#### [56] References Cited

#### U.S. PATENT DOCUMENTS

4,218,740	8/1980	Bennett et al.	364/200
4,396,995	8/1983	Grau	364/900
4,453,211	6/1984	Askinazi et al.	364/200
4,453,229	6/1984	Schaire	364/900
4,580,213	4/1986	Hulett et al.	364/200
4,602,327	7/1986	LaViolette et al.	364/200
4,721,868	1/1988	Cornell et al.	307/465
4,727,477	2/1988	Gavril	364/200

#### OTHER PUBLICATIONS

Altera Data Sheet, Altera Corporation, Santa Clara, Calif. 95051.

IBM Hardware Interface Technical Reference Manual. Electronics Magazine Article, Oct. 15, 1987.

# [45] Date of Patent: Feb. 5, 1991

82C611, 82C612 Preliminary Data Sheet of Chips, 1/88, Rev. O.

Microprocessor Report Newsletter: C&T MicroCHIPs Simplify Micro Channel Interfacing, Reprinted from the Jan. 1988 issue.

Primary Examiner-David Y. Eng

## [57] ABSTRACT

An integrated circuit chip that facilitates connecting peripheral devices to an MCA Micro Channel Architecture bus system. With the present invention manufacturers of adapter boards and cards can easily interface peripheral devices to an MCA bus. With the present invention the MCA interface is segmented in a different manner than it is segmented in prior art adapters. In the approach utilized with the present invention the interface has been partitioned so that the microchannel signals and the protocol signals common to all functions are contained on an interface chip. The present interface integrated chip combines (a) command decode circuitry for receiving coded signals from the MCA bus and for generating decoded command signals for peripheral devices (b) pin control circuitry which controls multi-function pins (c) bus arbitration control circuitry, (d) POS Programmable Option Select register control circuitry to facilitate adapter identification support, (e) ready logic circuitry to facilitate synchronous ready signal generation, (f) circuitry to facilitate device error reporting, (g) external data buffer control, (h) bus response signal generation circuitry, and (j) circuitry to support memory and I-O relocation. The above combination of functions is provided on a single integrated circuit thereby efficiently utilizing the limited number of I-O pins available on the integrated circuit.

## 5 Claims, 5 Drawing Sheets













#### PERSONAL COMPUTER BUS INTERFACE CHIP WITH MULTI-FUNCTION ADDRESS **RELOCATION PINS**

## FIELD OF THE INVENTION

The present invention relates to personal computers and more particularly to adaptor cards that connect to the channel of a personal computer

## BACKGROUND OF THE INVENTION

The IBM personal computer family has become a widely accepted defacto standard for a particular class of personal computers. The IBM personal computer systems known as the PC, XT, and AT systems have a 15 relatively simple I/O bus whereas the IBM PS/2 systems have a relatively complicated asynchronous bus system termed the "Microchannel" bus. IBM has published specifications for the IBM Microchannel. Among other places the Microchannel is described in the IBM 20 Technical References Manual for the PS/2 Models 50/60. This manual is commercially available from the IBM Corporation, Armonk, N.Y. Another reference document is the IBM Personal System/2 Seminar Proceedings, Volume 5, Number 3 dated May 1987.

The IBM Microchannel bus has been widely discussed in the literature and many computers which are compatible with the IBM PS/2 series of computers require a channel structure which is functionally compatible to the IBM Microchannel. The architecture used 30 in the IBM Microchannel has generally become known as the MCA architecture.

In general, an asynchronous MCA bus system is more complicated than the bus systems used on previous personal computers such as PC, XT and AT computer 35 systems; however, asynchronous bus systems such as the MCA bus system have certain advantages.

An important feature of the MCA technology is that MCA systems use coded cycle commands in contrast to the uncoded memory I-O signals used on the synchro- 40 nous AT bus system. Many peripheral devices for personal computers require uncoded command signals and hence in order to connect such devices to an MCA bus, logic must be provided to decode the bus status signals to provide the commands used by the peripherals.

Another distinction between the MCA bus systems and the bus systems used in the PC, XT and AT families is that the PC, XT and AT families generally utilized DIP switches and jumper cables to select various features, whereas, MCA bus systems includes a program- 50 mable option select (POS) feature which is implemented by means of a number of registers for each card slot. There may be up to eight POS registers and each register has eight bits. Each adapter card designed for an MCA bus must contain some or all of the POS regis- 55 ters. The system board can select each card slot independently by generating a slot specific signal.

In systems with an MCA bus, the system board reads and writes POS register using a script language driven ent ADF for each type of adapter card. The system board must be able to tell what card type is installed in each slot, therefore, the MCA bus uses POS registers to return a sixteen bit adapter ID.

identify the adapter card, MCA architecture also defines other POS registers. In general these other POS registers fall into two categories: free form registers which do not have a specific assigned function and registers whose function is fixed depending upon the particular application being implemented.

Much detailed information about the structure of 5 MCA bus systems is available in literature provided by IBM and by other publishers.

#### SUMMARY OF THE INVENTION

The present invention provides an integrated circuit <sup>10</sup> chip that facilitates connecting peripheral devices to an MCA bus system. With the present invention manufacturers of adapter boards and cards can easily interface peripheral devices to an MCA bus. Furthermore with the present invention peripheral devices which were designed for PC, XT or AT systems can easily be connected to an MCA bus.

With the present invention the MCA interface is segmented in a different manner than it is segmented in prior art adapters. The prior art interface cards mix the circuitry for handling generic hand shaking signals and bus protocols with the circuitry needed to implement a specific function. In the approach utilized with the present invention the interface has been partitioned so that the microchannel signals and the protocol signals com-25 mon to all functions are contained on an interface chip.

The present interface integrated chip combines (a) command decode circuitry for receiving coded signals from the MCA bus and for generating decoded cvommand signals for the peripheral devices, (b) pin control circuitry which controls multifunction pins (c) bus arbitration control circuitry, (d) POS register control circuitry to facilitate adapter identification support, (e) ready logic circuitry to facilitate synchronous ready signal generation, (f) circuitry to facilitate device error reporting, (g) external data buffer control, (h) bus response signal generation circuitry, and (j) circuitry to support memory and I-O relocation. The above combination of functions is provided on a single integrated circuit thereby efficiently utilizing the limited number of I-O pins available on the integrated circuit.

The present invention also includes circuitry to generate some special signals such a SUSPEND signal. The SUSPEND signal indicates to a peripheral device that the device has a specified amount of time to complete an 45 operation. The SUSPEND signal is not one of the signals defined on an MCA bus. It has been found that provision of a SUSPEND signal significantly facilitates connectiong peripheral devices to an MCA bus.

#### DESCRIPTION OF DRAWINGS

FIG. 1 is an overall system diagram.

FIG. 2 is a logical block diagram of the bus arbitration and DMA support circuitry.

FIG. 3 is a logical block diagram of the relocation control circuitry.

FIG. 4 is a logical block diagram of the Command Decode and POS register circuitry.

FIG. 5 is a logical block diagram of the ready logic, by an adapter description file (ADF). There is a differ- 60 the external data buffer control and the bus response logic.

#### DETAILED DESCRIPTION

An overall illustration of an embodiment of the pres-In addition to the POS register or registers which 65 ent invention is shown in FIG. 1. Detailed logic for implementing circuit 11 shown in FIG. 1 is shown in FIG. 2, 3, 4 and 5. As shown in FIG. 1 circuit 11 provides a simplified connection between MCA bus 10 and

15

peripheral device 12. Circuit 11 and peripheral device 12 would generally be mounted on an adapter card or board (not specifcally shown) which is designed to plug into a standard connector on an MCA bus in a personal computer.

The present invention provides in a convenient and integrated fashion the interface logic 11 required on adapter cards which are designed to interface to an MCA bus. The present invention provides many benefits to designers of add-in adapters for the MCA bus 10 systems including:

- (a) Space savings because of the single chip VLSI approach.
- (b) cost savings because of the integration of many components into one,
- (c) time savings because of the ease of design,
- (d) efficient utilization of the limited pins available on a single integrated circuit.

The present invention can be used in two ways. First,

the invention can be used to interface existing PC. XT 20 or AT peripheral devices to an MCA bus. Existing PC, XT or AT peripheral devices generally require decoded command signals whereas an MCA bus requires coded signals. The present invention can be used to facilitate interfacing peripheral devices that require decoded 25 command signals to an MCA bus.

The second way that the present invention can be used is to facilitate the connection of new devices to an MCA bus. The invention can be embodied in one 68-pin PLCC (plastic leadless chip carrier) thereby signifi- 30 cantly reducing the number of separate circuits required on an adapter card.

The sixty eight pins on the module are designated as follows:

Pin	Designation	Pin	Designation	
1.	VSS	35.	VSS	
2.	DACK	36.	– BUFENL	
3.	- DMAEN	37.	BUFDIR	
4.	– BURST	38.	CDEN	40
5.	– IOR	39	PO\$102B6	
<b>b</b> .	- IOW	40.	POS102B7	
7.	- MEMR	41.	CD CHRDY	
8.	– MEMW	42.	– ADPRDY	
q	ARB0	43.	+ RDYSTB	
10.	ARBI	44.	-CMD	45
11.	PINMODE	45.	- <b>S</b> 0	
12.	CHRESET	46.	\$1	
13.	MFP0	47.	– ADL	
14.	MFPI	48.	<b>D</b> 0	
15.	MFP2	49.	Dl	
16.	MFP3	50.	D2	
17.	MFP4	51.	D3	50
18.	VDD	52.	VDD	
19.	MFP5	53.	D4	
20.	MFP6	54.	D5	
21.	MFP7	55.	D6	
22.	MFP8	56.	D7	
23.	MFP9	57.	A0	55
24.	M/-10	58.	Al	
25.	– ERROR	59	A2	
26.	-CD SETUP	60.	ARB2	
27.	- PREEMPT	61.	ARB3	
28.	-CD SEL	62.	- 100 <b>RD</b>	
29.	– REFRESH	63.	- 101 <b>RD</b>	60
30.	- CD SFDBK	64.	- BURSTMODE	00
31.	-CD DSI6	65.	ARB/-GNT	
32.	-DS16	66.	- DREQ	
33.	-CHCK	67.	– TC	
34	-BUFENH	68.	SUSPEND	

The above signals appear in FIG. 1 to 5 with the above designations. In addition in FIGS. 2 to 5 the symbol [] is used to designate pins with these external signals. Signals that are internal to the circuit are merely shown by lines with arrows. As shown in FIG. 1 the interface circuit 11 includes nine sections namely:

Section	Function	
11a	Command Decode circuitry	
l lb	Reset/Pin Control circuity	
11c	Bus arbitration control circuitry	
11d	POS Register circuitry	
He	Ready logic control circuitry	
111	Error logic control circuitry	
11g	External data buffer control	
11ĥ	Bus Response Signal Circuitry	
Hj	Relocation Control Circuitry	

The above sections perform the following functions: Command Decode 11a: Decodes the MCA status signals and command signals and turns them into traditional memory read, memory write, I-O read and I-O write signals.

Reset and Pin Control 11b: Receives reset and pin mode signals for the circuit.

Bus Arbitration Control 11c: Generates and receives MCA arbitration signals when requested by the signals from the peripheral device.

POS Registers 11d: Implements required POS registers appropriate to the selected pin mode and provides decoded select signals for driving the identification byte on the MCA bus.

Ready Logic 11e: Takes synchronous or asynchronous signals from the peripheral device and generates appropriate cycle timing for the CH CHRDY on the MCA bus.

Error Logic 11f: Generated MCA bus compatible <sup>35</sup> check signal from adapter error flag signal. This is reflected in the POS registers.

External Data Buffer Control 11g: Provides enable and direction signals to external data buffers.

Bus Response Signal 11h: Generates card select and data size signals which go to the MCA bus.

Relocation Control 11j: Aids in generating signals directed by system software for address relocation.

The circuit 11 provides a direct interface to the bus 45 command and status signals, and decodes them into a set of general purpose signals for use by the adapter logic 12. The signals provided to peripheral device 12 include memory read and write strobes. I/O read and write strobes, and data buffer control lines. The signals sup-50 plied to circuit 12 resemble XT/AT bus signals in order

to facilitate adapting existing designs from those buses to the MCA bus.

The circuit 11 also provides support for the Programmable Option Select (POS) system implemented on the 55 MCA bus. The POS system consists of up to eight registers located on each adapter card. These registers are used to set board parameters such as addressing, interrupt level and to read the board's ID. The POS system is intended to eliminate jumpers and switches on the 60 adapter card. This means that board resources are redefinable through the POS registers.

The circuit 11 fully decodes these registers and provides varying amount of relocation support depending on a strapping option. Ten multi-function pins are used 65 to support relocation. Their functions vary depending on the strapping option.

The circuit 11 can be used on DMA Slave cards. A DMA slave is one which uses the DMA controller in

the system to generate bus data transfer cycles, status information and strobes. In addition to the features described above, the circuit provides full support for DMA arbitration and handshaking. The arbitration level is programmable through the POS system. The 5 circuit supports both single-cycle and burst modes of operation. In burst mode, it supports the fairness algorithm as defined by IBM. Fairness is also programmable.

The major functions provided by the circuit **11** will 10 now be described:

MCA Bus interface: The circuit provide a complete interface to the MCA bus. Since the chips meet the timing and bus drive specifications, most lines (with the exception of the data bus) connect directly to the MCA 15 bus pins. The designer does not need to do anything special with these lines, he merely needs to connect them. The exact function of these signals is described in the IBM Technical Reference manual previously described. 20

I/O and Memory read and Write Strobes: The circuit provides four strobes—one each for memory reads and writes and I/O reads and writes. They are based on a decode of the status and the -CMD line from the MCA bus and are active for all bus cycles.

Data Bus Buffer Control Signals: The circuit provides two enable signals and one direction signal for controlling external data buffers on the adapter. These buffers are used to isolate the adapter logic and the circuit from the MCA bus data bus. These buffers can 30 be implemented with transceivers. Only one transceiver is required for an adapter that only supports 8 bits transfers. The – BUFENL signal enables the low order data transceiver and the – BUFENH signal enables the high order data transceiver (if required). BUFDIR is conspected to the direction control of the transceivers, and the "A" bus of the transceiver is connected to the MCA bus data bus with the "B" bus connected to the internal adapter data bus.

Ready Signals: If the adapter design needs more time 40 to transfer data on the MCA bus, it can request that the cycle be extended. This is commonly known as a wait state, but on the MCA bus it is called an extended cycle.

The MCA bus supports two types of "extended" cycles: 45

Asynchronous Extended and Synchronous Extended. The difference between the two is the timing of the CD CHRDY. In the asynchronous case, CD CHRDY is removed by the adapter at any time. In the synchronous case CD CHRDY is removed synchro- 50 nously within 30 nanoseconds of the falling edge of -CMD. The synchronous extended cycle will consist of one wait state. The asynchronous extended cycle may consist of one or more wait states. The circuit supports both types of extended cycles through a bit 55 programmed during POS (POS register 105, bit 5).

The circuit causes an extended cycle when the -ADPRDY signal is pulled low by the adapter logic. This is caused by an unlatched decode of the address referencing that portion of the adapter circuitry that is 60 slow. For an asynchronous extended cycle (Register 105, bit 5 low) a rising edge on the +RDYSTB line removes CD CHRDY causing the extended cycle to complete. For a synchronous extended cycle, CD CHRDY is removed by the circuit immediately follow- 65 ing the falling edge of -CMD. Therefore the +RDYSTB signal need not be used and may be tied low.

Data Size: The - DS16 input to the circuit is used to tell the MCA bus what data path size this card (or card section) is capable of handling. It is also used by the circuit to properly control the data bus buffers. If this is an 8 bit or 16 bit only card, this signal should be tied high or low respectively. If different sections of this board support different transfer sizes (for example a multi-function card with 8 bit I/O and 16 bit memory) then this line should be switched depending on which section of the board is addressed. It should be based on a decode of the unlatched addresses.

Card Select and Card Enable: The -CD SEL line is the card select input to the circuit. It should go low when this adapter is selected. It should be based on an unlatched address decode. For cards with both memory and I/O address spaces, this signal must be a composite of all of the address decodes. If the relocation functions of the circuit are being used, the "match" outputs must be part of the external decode—they are not combined internally with -CD SEL.

The POS system must have the ability to turn off or disable a non-functioning card, or one whose address conflicts cannot be resolved. It does this by setting or resetting the card enabled bit (POS register 2, bit 0). The state of this bit is brought out of the circuit on the CDEN line. When high, the card is enabled. This signal should qualify the address decoders for the card.

Error Condition Reporting: When the adapter logic detects an error condition like a memory parity error), it pulls the -ERROR line low. This will cause the -CHCK line to be asserted on the MCA bus. The fact that an error occurred is latched inside the circuit and can be read as bit 7 of POS register 105.

Multi Function Pins: Multi-Function Pins: This set of 10 pins are used to support relocation and other POS operations.

DMA Support: The circuit fully supports DMA slave operations. It contains the bus arbitration logic and DMA handshaking signals. The adapter functions have been designed to resemble the signals on the XT/AT bus.

POS Support: The POS (programmable option select) register allow the system microprocessor to poll each card and determine its characteristics, as well as write configuration data to it. Ideally, all card resources should be relocatable through this mechanism so that addressing conflicts between cards can be eliminated without the need for jumpers or switches. In addition, each card type is required to have a unique card ID so that the POS system knows how to configure it. The following paragraphs describe how the circuit supports the POS.

POS Mechanism: Each connector in an MCA bus system has a unique signal called -CD SETUP, that when active low, puts a card resident in that slot into the setup mode. During the POST (power-on self test) the system microprocessor puts each slot in turn into the set-up mode, reads its ID, and sends it configuration data. During set-up, each card has a set of registers that appear at I/O address 100 to 107H (called the POS registers). Since only one card at a time is in set-up mode, no address conflicts occur. The circuit also handles all of the mechanisms required by the POS system, such as set-up mode decoding and driving/not driving the proper signals. In addition to saving valuable board real estate, it allows the designer to concentrate on other aspects of the adapter design.

Card ID: With respect to cards made to connect to an MCA bus, each adapter type from a manufacturer must have unique card ID. This is a 16 bit value. Adapter IDs are generally chosen according to the following table:

ID	Definition	
0000	Device not ready	
00001 to OFFF	Bus Master	
5000 to 5FFF	Direct Memory Access Devices	
6000 to 6FFF	Direct Program Control (including memory- mapped I/O)	10
7000 to 7FFF	Storage (multiple-function adapters containing storage typically respond as storage).	
8000 to 8FFF	Video	
FFFF	Device not attached.	15

The ID bytes are accessed in POS registers 100 and 101. with the least significant byte corresponding to register 100, the circuit provides two read strobes. -100RD and -101RD that are used to gate the ID  $^{20}$ bytes onto the data bus. The ID may be held in a PROM or other programmable logic device, or be hardwired and implemented with three-state or open collector drivers. The PROM solution offers the most flexibility as any ID may be programmed and the "device not 25 ready" ID of OOOOH is also easily implemented. The 3-state solution may offer the lowest cost at the expense of limited ID choices.

Register 102: Only Bit 0 of register 102 has a defined function in the general MCA specification. It is the 30 Card Enable bit. Writing a 0 to this bit disables the card. Conversely, writing a 1 to this bit enables the card. Typically, this is handled by the POS configuration routines. When this bit is 0, none of the "normal mode" signals are generated by the circuit. The state of this bit 35 is available to the adapter logic as the signal CDEN. When CDEN is high, the card is enabled. This bit and CDEN are reset to 0 on a CHRESET. The remaining bits of register 102 are user-defined. Bits 6 and 7 are available externally for use by the card designer. They 40 are available on 102BIT6 and 102BIT7. They are both reset to 0 on CHRESET.

Register 103: In pin modes 0 and 1, register 103 is implemented internal to the circuit. These two modes are used to support relocation. In pin mode 2, register 45 103 is implemented external to the circuit and may be used for any function the designer wishes.

Register 104: In pin mode 0, register 104 is implemented internal to the circuit and is used to support relocation. In pin modes 1 and 2, register 104 is imple- 50 mented external to the circuit and may be used for whatever function the designer wishes.

Register 105: Register 105 is always internal to the circuit. Bit 5 is the SYNC READY bit. When high, it tells the circuit to remove CD CHRDY synchronously 55 the proper bit pattern to POS register 103 in bits 6 and with the leading edge of the -CMD signal. This causes the system to perform a "synchronous extended" transfer. When low, CD CHRDY will be removed asynchronously. Bit 6 is the -STAT AVAIL bit. This readonly bit may be provided by the adapter logic when it 60 signals an error condition. When low, this bit signals the system that the adapter has additional status information available at POS registers 106 and/or 107. Note that this bit and function are only available when the circuit is operating in pin mode 2. In other modes, this bit always 65 reads 0. For more explanation, see the Pin Modes section of the data sheet. Bit 7 is the -CHCK ACTIVE bit. When low it indicates that the adapter logic has

signalled an error condition via the -ERROR input. This bit is set to one upon reset. For more information. see the -ERROR pin description. The remaining bits of register 105 are used for DMA operations. Bits 0 through 3 represent the arbitration level for this adapter. These bits are normally set by the POS system. Bit 4 is the FAIRNESS bit. When set low, this bit enables the fairness algorithm. This prevents high priority arbiters from excluding lower priority arbiters.

Registers 106 and 107: Registers 106 and 107 are implemented external to circuit. Read and write strobes are available for these registers in pin mode 2.

Pin Modes: Three pin modes are available on the circuit. They are selected bY strapping the PINMODE input to Vss for pin mode 0, Vdd for pin mode 1 or CHRESET for pin mode 2.

Pin Mode 0: This mode provides the most amount of support for POS controlled relocation of the adapter resources. The functions of the pins in Mode 0 are described below:

 MFP9:	1	AA1
MEP8:	I	AA0
MFP7:	0	– MATCH A
MFP6:	I	BA2
MFP5:	1	BA1
MFP4:	1	BA0
MEP3:	0	- MATCH 103HI
MFP2:	0	- MATCH 103LO
MFP1:	0	– MATCH 104HI
MFP0:	0	- MATCH 104LO

Two address fields (AA1:0 and BA2:0) are provided to input external address bits. The AA bits are continually compared with POS register 103 bits 7 and 6. The result of the compare is output on the -MATCH A pin, with a low signifying a match. Similarly, the BA bits are continuously compared to four different register fields: Bits 5:3 and bits 2:0 of both POS registers 103 and 104. The results of the comparisons are output as follows: A match between BA2:0 and POS register 103 bits 5:3 is signified by a low on -MATCH 103HI. A match 2 between BA2:0 and POS register 103 bits 2:0 is signified by a low on -MATCH 103LO. A match between BA2:0 and POS register 104 bits 5:3 is signified by a low on -MATCH 104HI. A match between BA2:0 and POS register 104 bits 2:0 is signified by a low on -MATCH 104LO.

The address inputs may be tied to any address lines depending on the size of the block being decoded. for example, if a 1 megabyte memory block was desired to be relocated at any of the first four 1 megabyte boundaries, one would tie A20 and A21 to AA1:0. By writing 7, the block could be relocated on one of four possible 1 megabyte boundaries (in the first four megabytes). The BA lines could be used on the same board to specify relocation address for I/O ports. This would allow four different blocks of I/O ports to be relocated to any of eight possible address locations in the range reflected in the choice of address bits for BA2:0. Of course, additional logic would be required externally to further qualify and decode these addresses.

Note that if these Match outputs are intended to remain stable throughout the cycle, they, or the address lines that generate them, must be latched externally. The AA and BA lines are not latched internally.

Pin Mode 1: This pin mode is very similar to pin mode 0, except that only register 103 is used to support relocation internally. This means that only two blocks are decoded from the BA lines. The AA lines work as in pin mode 0. Instead of using register 104 internally, the 5 active low read and write strobes are brought out as 104RD and 104WR. The designer may implement register 104 external to the circuit. The functions of the pins in pin mode 1 are described below.

MFP9:	1	AAI
MFP8:	1	<b>AA</b> 0
MFP7:	0	-MATCH A
MFP6:	1	BA2
MFP5:	1	BA1
MEP4:	I	BA0
MFP3:	0	- MATCH 103HI
MFP2:	0	- MATCH 103LO
MFP1:	0	- 104RD
MFP0:	0	– 104WR

Pin Mode 2: In this mode, no relocation support is provided internally. Instead, active low read and write strobes for POS registers 103, 104, 106 and 107 are brought out so that the designer may implement these registers external to the circuit.

MFP9:	I	– STAT AVAIL
MFP8:	0	- BADL
MEP7:	0	- 107RD
MFP6:	0	- 107WR
MFP5:	0	- 106RD
MFP4:	0	- 106WR
MFP3:	0	- 103RD
MFP2:	0	- 103WR
MFP1:	0	- 104RD
MFP0:	0	- 104WR
the second s		

The -STAT AVAIL input may be provided by the card adapter logic when it signals an error condition. When the system reads this bit as a logic 0 (in POS additional status information available in POS registers 106 and 107. Note that this mode of operation is only available when the circuit is operating in pin mode 2. Otherwise this bit will always be read as a 0.

The +BADL is a buffered and inverted version of 45 nated". the -ADL pin on the MCA bus.

DMA Operations: The circuit has complete support for DMA transfers on the MCA bus. It handles DMA arbitration, single cycle and burst modes, and supports the fairness algorithm as defined by IBM. Note that the 50 circuit is not intended for a "Bus Master" application. It is intended for DMA slave application-the difference primarily is that the DMA controller on the system board still provides address, status and command signals to the bus.

DMA Arbitration: A DMA slave requests the use of the MCA bus by activating the -PREEMPT line. The Central Arbitration Control Point (CACP) then raises the ARB/-GNT line signifying the start of an arbitration interval. During this time, the DMA slave drives its 60 arbitration level onto the 4 ARB pins. There are 16 possible levels, with OOOOH having the highest priority

If any other device also requested the bus, it or they also assert their priority level on the ARB pins. Each 65 competing device compares the levels it is driving on the pins with the levels already on the pins. If the device's priority level is higher than what is on the bus,

that device is declared the winner. If the device sees a higher priority level on the bus than it is trying to assert. then it is declared a loser. The result is that the higher priority level will remain on the bus.

At the end of the arbitration cycle (signified by the CACP dropping the ARB/-GNT line) each device that participated in the arbitration will know if it won or lost the bus. If the device won, it raises the PREEMPT line.

10 Single Cycle and Burst Mode Transfers: In a singlecycle transfer, the device completes a transfer and the CACP will raise ARB/-GNT again. In a burst transfer, the circuit would have activated the -BURST line along with -PREEMPT. If it won the bus, it would

continue to assert -BURST until it was done transferring. It signifies the end of transfer by raising the - BURST line.

During burst transfers, other devices may request the use of the burst by asserting -PREEMPT The device 20 that currently owns the bus must release it within 7.5 microseconds by raising the -BURST line. The device relinquishing the bus is allowed to compete for it again. If it still has the higher priority, it will win the bus back, only having been off the bus during the arbitration 25 interval.

Fairness: One can see that a high priority device could lock out all other devices if it wished. Therefore, MCA slave adapters have a "fairness" mode. If a device 30 is "fair" it will not compete for the bus again until all requesters who were also competing for the bus have gotten a chance to run their cycles. If everyone is being fair then all devices that were competing will get the bus in order of their priority.

DMA Cycle Termination: The MCA bus has a bus line named -TC for Terminal Count. A low pulse on this pin signifies that the number of transfers programmed into the DMA controller has been reached. A DMA slave can use this signal to terminate the transfer register 105 bit 6) it indicates that the card will have 40 and/or cause an interrupt to the CPU. If this was a burst transfer, the DMA slave must raise -BURST in response to a -TC. This is known as "DMA Controller Terminated". A DMA slave can also raise -BURST on its own. This is known as "DMA Slave Termi-

Priority Levels: The priority levels are shown below:

Priority Level	Used For	
- 2	Memory Refresh	
-1	Error Recovery	
0	DMA Port 0*	
1	DMA Port 1	
2	DMA Port 2	
3	DMA Port 3	
4	DMA Port 4*	
5	DMA Port 5	
6	DMA Port 6	
7	DMA Port 7	
8	SPARE	
9	SPARE	
А	SPARE	
B	SPARE	
С	SPARE	
D	SPARE	
E	SPARE	
F	System Processor	

DMA ports 0 and 4 may be reassigned to respond to any priority level. For example, DMA port 0 could be No.

24

45

46

44

30

34

41

reassigned to respond to level B, and a Bus Master could then be assigned to level 0.

The system processor normally has a priority level of  $^{10}$  F, or the lowest. Therefore, this level may not be used by a DMA slave.

So, out of 18 levels, only 15 are actually available to DMA slave cards.

DMA Adapter Logic Signals: The circuit has four <sup>15</sup> signals that interface to the adapter logic. They are –DREQ, DACK, –BURST MODE and SUSPEND. The designer familiar with the XT/AT buses and/or the **8237** will recognize –DREQ and DACK. They work in essentially the same manner. <sup>20</sup>

To initiate a transfer, the adapter logic drives -DREQ low. The circuit then handles all of the DMA arbitration functions on the bus. Once the adapter has won the arbitration, the circuit will respond with DACK going high.

For single cycle transfers, the adapter logic should raise – DREQ as soon as DACK goes high. For burst mode transfers, the adapter logic should first drive – BURST MODE and then – DREQ low. – BURST MODE will be latched internally by the leading edge of – DREQ. It must precede – DREQ by 15 nanoseconds. Transfers will start when DACK goes high. The logic should continue to assert – DREQ until one of the following events occur.

1. The adapter decides to terminate the cycle itself  $^{35}$  (DMA slave terminated), in which case it would raise the -DREQ line.

2. A -TC pulse occurs signifying the end of the transfer (DMA Controller terminated). The adapter 40 logic should raise the -DREQ line.

3. The SUSPEND signal goes high, signifying that another device has requested the bus. Since the device does not have to relinquish the bus for 7.5 microseconds, the adapter logic can decide to do something intelligent in response to SUSPEND. It can decide to complete many more transfers and then relinquish the bus (as long as it does not violate the 7.5 microsecond limit), or it can give up the bus immediately. In the latter case, the adapter logic may simply gate -DREQ with SUSPEND.

As shown in FIG. 1, some of the signals connect the interface chip 11 to the MCA bus 10 and some of the pins connect the interface chip 11 to the peripheral device 12. The specific pins and their function is as  $_{55}$  follows: MCA Bus Pins

The pins in this group connect directly to the pine of the same name on the MCA Bus. They meet all timing and drive specifications of the MCA bus so no external buffers are required. In the following description the  $_{60}$ type of pin is given as I or O for Input or output respectively and B for bi-directional.

No.	Туре	Symbol	Pin Description	
47	1	– ADL	Address Decode Latch. This signal is used to latch address and status information from the MCA bus. It connects directly to the MCA bus	05

12

		14			
		-continu	ied		
Type	Symbol	Pin De	escription		
I	$M^{2} \geq IO$	– AD Memo indical cycle (	L pin ry/Input O es whether is in progre	atput T a mem ss. It ce	This signal ory or L.O unnects
1	- SO	its stat – AD Status conjur mdical progre It com	y to the sti e is latched L. Bit O. Thi action with tes the type ss. nects direct	s signal. - M/If of eyel	in J and S1. le that is in e MCA bus
I	- 51	- SO with - on how are de Status conjut indica progro MCA interna	pm. It is lat - ADL - Sec w - M/IO, coded. Bit 1. This inction with tes the type gss. It com- bus - S1 p ally with - standard - S1 a	tchied in a table g SO a Malo	ternally given below and S1 D and S1. The that is in certly to the latched The M/AO, ded as
		follow	Sala of u	ie deet.	
		<u>M/ ~  </u> 0	<u>()</u>	<u> </u>	Function Reserved
		0	0	!	$\mathbf{A}$ $\mathbf{D}\mathbf{O}$
		0	I	0	Write I/O
		0	1	I	Read Reserved
		I	0	D	B Reserved
		ł	0	1	C Memory
		1	I	0	Write Memory
		1	1	1	Read Reserved
1	– CMD	Comm ized d data i cycles be pla cycles forma extern conne – CM	nand. This lata strobe. s valid on t s, and when iced on the s. It is used ation to gen hal read and rects directly p nin.	signal is It signi he bus f bus for with th erate in i write f to the	D the general fies when for write fata should read e status in- ternal and strobes. It MCA bus
0	– CD SFDBK	Card memo MCA dicate (addri a funo lt is r (POS is a st conne	Selected Fo irry or I/O bus drives t that it has ess space do ction of the iot driven c ) or DMA andard tota cets directly	eedback slave ca this lin been se ecode is 	. Each rd on the e low to in- dected (true). It is SEL input, onfiguration This output output. It MCA bus
0	-CD DSi6	- CE Card drive that r capab is not capab funct outpu	D SFDBK [ Data Size n low to prinemory, L/ ble of 16 bit driven by ble of 8 bit ton of the it is a stand	oin. 16. This ovide a O or DI data tr slaves t transfer - DS16 ard tote	line is n indication MA slave is ansfers. It hat are only s. It is a input. This impole out-
0	CD CHRDY	put. 1 MCA Card used indica to co is not pullet	t connects bus – CD Channel R by a memo ate whether mplete the rmaily held d low (not	directly DS16 p eady. T ry or L/ r or not current high (r ready) t	to the pin. his line is O slave to it is ready bus cycle. I eady) and o extend

pulled low (not ready) to extend the current bus cycle. This line is generated as a function of the

		-(	continued					-continued
No.	Type	Symbol	Pin Description					line connects directly to MCA bus
			- RDYSTB and - ADPRDY in- puts The circuit supports both the "asynchronous extended" and the "synchronous extended" ready nodes through a programmable option bit. This output is a standard	5	27	в	- PREEMPT	ARB/GNT pm Preempt. This line is driven low by DMA slaves and Bus Masters to request the use of the bus. It must also be monitored by them in case another device also wants the bus There is them
59	ı	A2	totem-pole output. It connects directly to the MCA bus CD CHRDY pm.	10				me circuit drives - PREEMPT flow when the adapter logic requests a DMA transfer (via - DREQ). It will raise - PREEMPT after it detects
58 57 -	I I	Al A0	Address Bits 0 through 2. The three low order address lines from the bus. They are latched internally					tors – PREEMPT while it has the bus and – BURSTMODE is active to signal the adapter logic (via
			and used to select between the POS registers. They connect directly to the MCA bus A0, A1 and A2 pins.	15				requested the bus. This pin connects directly to the MCA bus – PREEMPT pin.
12	I	CHRESET	Channel Reset. This line is asserted high to reset or initialize all adap- ters to their power-up state. All internal registers in the circuit are	20	67	I	– TC	Terminal Count. A low going pulse on this line indicates that the current DMA cycle is the last one of a series
			initialized on CHRESET. The mode of the multi-function pins are also established at CHRESET. This line connects directly to the MCA bus CHRESET pin.	-0				of transfers. Upon detection of a – TC pulse, the circuit will release DACK and – BURST at the end of the current DMA cycle. This line connects directly to the MCA bus – TC pin
26	1	– CD SETUP	Card Setup. This line is driven low to place the card in set-up mode. The system logic provides a separ- ate – CD SETUP signal to each connector slot. While this line is low, the POS registers are ac- cessed. The card's status and ID	25 30	64	I	– BURSTMODE	Burst Mode. This signal is driven low by the adapter logic to indicate that a "burst" DMA cycle is requested. The circuit will assert - BURST on the MCA bus when - DREQ is asserted and monitor - PREEMPT when -BURSTMODE is active.
			are read at this time and initializa- tion bytes are written. When this line is high, the POS registers may no longer be accessed. This line connects directly to the MCA bus – CD SETUP pin. Circuitry for the function is not specifically shown in EIGS 2 to 5	35	66	I	– DREQ	DMA Request. This signal is driven low by the adapter logic when a DMA transfer is requested. It causes the circuit to request the bus and compete in the arbitration cycle. For single cycle transfers, the adapter logic should raise – DREQ in
33	0	-CHCK	Channel Check. This signal is used to indicate a serious error (such as a memory failure) on an adapter card. It is a function of the	10	,	0	DACK	response to the rising edge of DACK. For burst transfers, the adapter logic should raise – DREQ in response to a – TC pulse or the SUSPEND signal. DMA Acknowledge An active
			- ERROR input. This line is cleared when the circuit receives a CHRESET. It connects directly to MCA bus - CHCK pin. Circuitry for the function is not specifically shown in FIGS. 2 to 5.	40 • 45	Ē	U	DACK	high signal from the circuit that indi- cates to the adapter logic that it has won the arbitration and has been granted the bus. DACK will bracket the entire DMA transfer. It will be dropped by the circuit when a – TC
Th	e fol	lowing pins r	elate to DMA and bus ARBI-	40				is detected or in response to – DREQ becoming inactive, at the end of the current DMA cycle.

68 O SUSPEND

3 I - DMAEN

The following pins relate to DMA and bus ARBI-TRATION:

13

61	R	4883		50
40	Б			
00	D	AKD2		
10	в	AKBI		
9	B	A R B0	Arbitration Bus Priority Level. These lines are used by DMA slaves and Bus Masters to arbitrate for control of the bus. They represent and encoded priority level from 0 (highest priority) to F hex (lowest priority). The circuit monitors and drives these lines when consisting for the bus la	55
65	1	ARB/-GNT	ines when competing for the bus. It provides an indication to the adapter logic (via the + DACK signal) that it has won the bus. These lines connect directly to the MCA bus ARB30 pins. Arbitrate/Grant. A rising edge on this line indicates the start of an	60
	-		arbitration interval, during which all adapters requesting control of the bus compete via the $-ARB30$ lines. The falling edge of this signal indicates the end of the arbitration interval and the grant of the bus to the winner. This	65

Adapter Logic Pins: The pins in this group, in addition to the Multi-Function Pins, provide the interface between the adapter logic circuits and the interface circuit. All of the following pins connect the circuit 11 to device 12.

Suspend. An active high signal from the circuit that indicates to the adapter logic that another device has pre-

empted a burst transfer currently in progress, and has not yet completed. DMA Enable. This signal should be

tied low to enable the DMA functions of the circuit. Improper operation of the chip will result unless this pin is need low.

	7	0	-MEMR	Memory Read. This signal is an active
65				low memory read strobe. It is active for any memory read cycle. It is also active
	8	0	-MEMW	during — REFRESH Memory Write. This signal is an active low memory write strobe. It is active for

15					10					
			-continued	_					-continued	
5	0	- 10R	any memory write cycle 1/O Read. This signal is an active low 1-O read strobe. It is active for any 1/0	•					return the 16 bit CARD ID. These registers do not exist in the circuit, so these lines must be used to gate	
ь	0	- IOW	read cycle. 1. O Write. This signal is an active low	5					external ID information onto the data bus. 100RD corresponds to the low byte	
28	I	- CD SEL	write cycle. Card Select. The adapter logic drives		.36	0		BUFENL	Buffer Enable Low Byte. This output is used to enable an external transceiver	
			this signal low to indicate that it has been addressed. It should be a composite select of both I/O and memory addresses	10					which isolates the low order data lines from the adapter logic (and the circuit) from the MCA bus data bus pins	
			if applicable. It must reflect unlatched addresses. The circuit latches this		34	0	-	BUFENH	Buffer Enable High Byte. This output is used to enable an external transceiver	
32	ł	- DSl6	signal internally in order to generate stable strobes and enables. Data Size 16. The adapter logic drives	15					from the adapter logic (and the circuit) from the MCA bus data bus puis. The high	
			this signal low to indicate a 16 bit data path. Conversely, a high on this line indicates an 8 bit data path. This						byte transceiver is only enabled when the adapter logic has indicated (via DS10) that a 16-bit data area has been	
			signal should be based on a decode of the unlatched addresses if both 8 and 16 bit data paths are to be supported on the	20	37	0	BL	JFDIR	addressed. Buffer Direction. This output controls the direction of the external data bus	
25	I	- ERROR	same card Error. The adapter logic drives this signal low to indicate that an error	20					transceivers. A high on this pin indicates that a write cycle is being performed on the MCA has and the data	
			condition has occurred. A low level on – ERROR causes the – CHCK line to be				_	_	transceivers should allow data to flow onto the adapter card.	
			mactive when the card is disabled by	25	56	B	D	7 6		
		•	writing a 1 to 0 bit of POS register 102		54	В	D	5		
			or during channel reset. None of these		53	В	D	4		
			The – ERROR line must be raised by the		21 50	B		2		
			adapter logic. The fact that an error	10	49	В	D	1		
			occurred is latched internally and made	50	48	В	D	0	Data Bus Bits 7 through 0. This is the	
			This bit will stay at 0 (indication an						bidirectional data bus used to	
			error occurred) even after the - ERROR						They must be isolated from the MCA bus	
			line is raised. It is set by writing a 1						with a transceiver, which would normally	
			to the same location. Circuitry for the function is not specifically shown in	35					be the same transceiver used to isolate	
			FIGS. 2 to 5.						the low order data bus on the rest of the	
42	1	- ADPRDY	Adapter Ready. An active low signal from							
			the adapter logic indicating that the		Multi-Function Pins: The r (MEP0:0) are a group of 10 pins		<b>-</b>	Di The multifunction nine		
			and will require the cycle to be				Function	roup of 10 pins whose function are		
			extended. This signal should be based on	40	(1V) 	changed by a stra			apping option. For the most part, the ping is related to POS support. De-	
			an un-latched decode of the address		- CH - fuu					
			circuit to lower the CD CHRDY line on	pendin		pending on the mode, varying amounts of relocation				
			the MCA bus. It is removed by			nong on the mode, varying amounts of relocation				
			+ RDYSTB for asynchronous extended		30	support are provi		are provid	***	
			for synchronous extended cycles.	45						
43	I	+ RDYSTB	Ready Strobe. The adapter logic causes a rising a edge on this line to tell the		11		0	PIN- MODE	Pinmode. This pin is tied one of three ways to determine which mode the multi-	
			circuit that it is ready to complete the						tied to Vss, pin mode 0 will be selected.	
			circuit will raise the CD CHRDY line on	50					If tied to Vdd, pin mode 1 will be	
	_		the MCA bus.	20					selected. If field to CHRESE1, plu mode	
38	0	CDEN	Card Enabled. This signal reflects the state of bit 0 in POS register 102. When						of this pin is sampled at power-up and	
			high it indicates to the adapter logic						CHRESET and is not intended to be	
			that the card has been enabled for normal						changed "on-the-fly". Errors in	
			operation. According to the MCA bus	55	71		ο	MEP9	the operation of the circuit with result	
			(except those necessary for POS		22		õ	MFP8		
			operation) should be de-gated when this		21		0	MFP7		
			signal is low. The circuit does this for		20		0	MEPS		
			directly to the MCA bus. This line will		17		ŏ	MFP4		
			be set low following a CHRESET.	60	16		0	MFP3		
39	0	POS102B6	BOS Duritar 103 Dires and 7 Thurs		15		0	MFP2 MEP1		
40	υ	PO5102B7	lines reflect the state of POS register		13		0	MEPO	Multi-function Pins 0-9. The function of	
			102 bits 6 and 7. They are available for						the pins in the various pin modes is	
			general purpose use by the adapter logic.					1	described above under pin mode 0, etc.	
£1	They are reset to 0 by CHRESET. 63  O = -101 RD				1 I h 1 9	ie to .52	non T	ving pins sup /dd Power S	ipiy power to the circuit: Supply:	
62	ŏ	-100RD	POS Register 100 and 101 Read. These		1.35 Vss Ground					
			signals are active low read strobes corresponding to POS registers that							

Logical circuits for implementing the functions of the present invention are shown in FIGS. 2, 3, 4 and 5. These circuits 2 are merely one example as to how the previously explained set of functions can be logically implemented. The detailed logic 4 (as contrasted to the 5 functions performed) is not particularly important to the present invention; however, it is shown in the interest of completeness. The novelty in the present invention is directed to the combination of functions, how they have been partitioned and implemented, and the 10 new signals that have been provided.

The logical circuit diagrams in FIGS. 2, 3, 4 and 5 will now be explained.

FIG. 2 shows logic to implement the Bus Arbitration Control 11c. The circuit consists of five interconnected 15 logic circuits 203, 204. 205, 206 and 207. Circuit 205 accepts the four bit signal on line 205A which describe the arbitration level of the bus and it generates the MCA coded arbitration signals. The circuit in effect tries to put the name of the circuit on the MCA bus. The 20 signals 105Q0 to 105Q3 originate in the circuit 406 shown in FIG. 4 and hereinafter described. It is noted that the lines ARB0 to ARB3 both go into and out of the circuit indicating that the circuit keeps trying to put the signal on the MCA bus until the operation is suc- 25 cessful.

Circuit 203 accepts the signals that represent a local request for service and this circuit generates MCA arbitration request signal until circuit 204 indicates that the request has been serviced and that it is complete. Circuit 30 204 accepts the local request for service signals and the BUSGRANT signal indicating that the request has won approval and it genrates the DACK signal.

Circuit 206 accepts the signals indicating that the bus has been "won" together with several other signals and 35 it determines when the bus must be relinquished. Circuit 207 accepts the BURST MODE signal and it determines whether or not to pass a BURST signal to the MCA bus.

The circuit in FIG. 3 is logic that changes the func- 40 tion of the multifunction pins. There are five comparators 301 to 305 and a multiplexer 306. The comparators 301 to 305 in effect compare actual addresses to a stored address. Which signals are gated to the output of multiplexer 306 is determined by the Pin Mode (PMODE) 45 selected by circuit 401.

FIG. 4 shows the implementation of the POS registers and the POS register control. Circuit 406 is the actual register storage. Multiplexer 405 determines which register is selected for Readback. Circuit 401 sets 50 the pin mode. The circuit obtains three modes from one pin by looking at the PINMODE signal before and after the RESET signal. If a change is detected, this is taken as an indication of the third Pin mode.

Circuit 402 saves the status and set up signals from the 55 MCA bus when the ADL signal is activated. Circuit 403 takes the low order bits and latches the information when the circuit is in set-up mode. It decodes the three input line into a one out of eight code. Circuit 407 takes the latched commands and generates the traditional 60 peripheral control signals.

The circuit shown in FIG. 5 allows the peripheral device to extend the cycle on the MCA bus in either of two ways. Circuit 501 combines the signals shown to generate the CD Ready signal. Circuit 502 accepts the 65 signal that describe the data size that the peripheral device wants to transfer, and it holds the signal to the MCA bus if the circuit is in set up mode or if the card is

not enabled. Latch **504** stores information to indicate that the high order data buffers are to be enabled. Circuit **503** blocks the CDSEL signal from being generated as the MCA bus CD SFDBK signal if the circuit is in Setup mode, if the card is not enabled, or if a DMA transfer is in progress. Circuit **506** combines the internal command signals and generates the BUFENL. BU-FENH and BUFDIR signal.

While a particular embodiment of the invention has been shown and claimed, it should be clearly understood that the invention is not limited to the specific embodiment shown herein. Many modifications may be made without departing from the spirit and scope of the invention. The description of a specific embodiment is not meant to limit the scope of the invention. It is contemplated and specifically stated that the applicants inventions covers all modifications and alternatives to the specific embodiment shown which may fall within the words and spirit of the appended claims. It is to be fully understood that all of the foregoing is intended to be merely illustrative and is not to be construed or interpreted as being restrictive or otherwise limiting of the present invention.

I claim:

1. An integrated circuit for use in connecting a peripheral device to a microchannel bus, said microchannel bus including command and status lines, a channel reset line, bus arbitration control lines, including a preempt line, a arbitrate/grant line and four arbitration bus priority level (ARB) lines, address lines, data lines, a refresh line, and a channel ready line, said integrated circuit comprising:

- command decode means, coupled to said command and status lines, for generating memory read, memory write, I/O read and I/O write output signals;
- a plurality of programmable option select (POS) registers;
- register control logic means, coupled to a plurality of said command and status lines, for generating read and write signals for said POS registers;
- a plurality of multifunction pins;
- a plurality of comparators having first inputs coupled to selected ones of said POS registers, second inputs coupled to a group of pins of a first portion of said multifunction pins, and outputs coupled to a second portion of said multifunction pins; and
- pin mode control means, responsive to a pin mode input, for coupling said first portion of said multifunction pins to said second comparator inputs and coupling said comparator outputs to said second portion of multifunction pins in a first mode, for providing a first number of said POS register read and write signals to a first number of said multifunction pins in place of a first member of said comparator outputs in a second mode, and for providing a second number, greater than said first number, of said POS register read and write signals to said multifunction pins in a third mode.

2. An integrated circuit for use in connecting a peripheral device to a microchannel bus, said microchannel bus including command and status lines, a channel reset line, bus arbitration control lines, including a preempt line, a arbitrate/grant line and four arbitration bus priority level (ARB) lines, address lines, data lines, a refresh line, and a channel ready line, said integrated circuit comprising:

- command decode means, coupled to said command and status lines, for generating memory read, memory write, I/O read and I/O write output signals;
- a priority level register for storing a priority level of said peripheral device;
- bus arbitration control means, coupled to said bus arbitration control lines, for comparing bits on said ARB lines to said priority level in response to a signal on said arbitrate/grant line, for providing a signal on said preempt line in response to a DREQ 10 signal from said peripheral device, for providing a DACK signal to said peripheral device if said priority level has a priority equal to said ARB bits to give said peripheral device control of said microchannel bus, and for generating a SUSPEND out-15 put signal when said peripheral device has control of said microchannel bus and a signal is detected on said preempt line from another device coupled to said microchannel bus;
- a plurality of programmable option select (POS) reg- 20 isters;
- register control logic means, coupled to a plurality of said command and status lines, for generating read and write signal for said POS registers;

a plurality of multifunction pins;

a plurality of comparators having first inputs coupled to selected ones of said POS registers, second inputs coupled to a group of pins of a first portion of said multifunction pins, and outputs coupled to a second portion of said multifunction pins; and 30 pin mode control means, responsive to a pin mode input, for coupling said first portion of said multifunction pins to said second comparator inputs and coupling said comparator outputs to said second portion of multifunction pins in a first mode, for providing a first number of said POS register read and write signals to a first number of said multifunction pins in place of a first number of said comparator outputs in a second mode, and for providing a second number, greater than said first number, of said POS register read and write signals to said multifunction pins in a third mode.

ority level has a priority equal to said ARB bits to give said peripheral device control of said microchannel bus, and for generating a SUSPEND output signal when said peripheral device has control is give said peripheral device has control of said microthe said peripheral device has control of said microput signal when said peripheral device has control of said channel reset line for said third mode. 3. The integrated circuit of claim 1 or 2 wherein said pin mode input is tied to one of a fixed low level and a tied to said channel reset line for said third mode.

> 4. The integrated circuit of claim 1 or 2 wherein said pin mode control means includes a multiplexer having inputs coupled to a portion of said POS register read and write lines and a portion of said comparator outputs, said multiplexer having outputs coupled to a portion of said multifunction pins and further comprising pin mode logic coupling said pin mode input to a select input of said multiplexer.

- 25 5. The integrated circuit of claim 4 further comprising a tri-state buffer coupling a portion of said POS register read and write lines to a portion of said multifunction pins, said tri-state buffer having an enable input coupled to an output of said pin mode logic.
  - \* \* \* \* \*

40

35

45

50

55

60

65