


TMS4461 262,144-BIT MULTI-PORT VIDEO RAM

JULY 1986—REVISED FEBRUARY 1988

Dynamic RAMs

4

- 65,536 × 4 Organization
- Dual-Port Accessibility — Four I/Os for Sequential Access, Four I/Os for Random Access
- One Serial Data Register Built into Each Serial I/O for Sequential-Access Applications
- Designed for Video and Non-Video Applications
- Fast Serial Ports . . . 25-MHz Shift Rate
- Mid-Scan Load — Serial Data Streams Uninterrupted by Register Reload
- TRG as Output Enable Allows Direct Connection of DQ and Address Lines to Simplify System Design
- Random-Access Port Is Compatible with the TMS4464, 64K × 4 DRAM
- Supported by TI's TMS34061 Video System Controller and TMS34010 Graphics System Processor (GSP)
- 3-State Serial I/Os Allow Easy Multiplexing of Video Data Streams
- Maximum Access Time from RAS . . . 120 ns
- Minimum Cycle Time (Read or Write) . . . 220 ns
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.3% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Random-Access Outputs
- Common Random-Access I/O Capability with "Early Write" Feature
- High-Speed Page-Mode Operation for Faster Access



PIN NOMENCLATURE	
A0-A7	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ4	Random-Access Data In/ Data-Out/Write-Mask Bit
RAS	Row-Address Strobe
SC	Serial Data Clock
SDQ1-SDQ4	Serial Data In/Data Out
SG	Serial Enable
TRG	Transfer Register/ Q Output Enable
VDD	5-V Supply
VSS	Ground
WE	Write-Mask Select/ Write Enable

- CAS-Before-RAS Refresh and Hidden Refresh Modes
- Low-Power Dissipation
- 24-Pin, 400-Mil Dual-in-line Package or 24-Pin, Zig-Zag In-line Package (ZIP)

description

The TMS4461 is a high-speed dual-ported 65,536 × 4 bit dynamic random-access memory with on-chip data registers. The random-access port makes the memory look as if it is organized as 65,536 words of four bits each, like the TMS4464. The sequential-access port is interfaced to four internal 256-bit dynamic data registers, which make the memory look as if it is organized as 256 four-bit words of up to 256 bits each that are accessed serially.


The 256K Multiport Video RAM employs state-of-the-art scaled NMOS, double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

random port to serial port interface

The TMS4461 Multiport Video RAM consists of a 64K × 4 DRAM port and a 256 × 4 serial port. Each of the four random (DRAM) I/Os is interfaced to a 256-bit data register that can be loaded with 256 bits in parallel from any row in that I/O channel's memory then read out sequentially starting from one of 256 selectable locations along the data register. Conversely, each of the four data registers can be loaded with data serially from the serial input (SD) and subsequently transferred, 256 bits in parallel, into any row of memory for each respective DRAM I/O channel.

block diagram showing one random and serial interface



random-access address space to sequential-address space mapping

The 256 bits in each of the four data registers correspond to the 256 column locations of each of the four random I/Os. Data can be read out of the registers starting at any of the 256 data register bit locations.

This tap location is selected by addresses A7 through A0 on the falling edge of $\overline{\text{CAS}}$ during a transfer cycle between the memory array and the data registers. All registers are read out starting from the selected tap point proceeding from the least-significant bits to the most-significant bits. The four data registers are configured as circular data registers when reading their contents to the serial outputs. After the most-significant bit (bit 255) is read out of each register, the next bit read will be 00 (see explanation under section entitled "serial data input/output").

TMS4461

262,144-BIT MULTIPOINT VIDEO RAM

Note that if column address bits A7 through A0 equal 00 during the last memory-to-register transfer cycle, a total of 256 bits can be sequentially read out of each of the four data registers starting from bit position 00.

operation

random-access operation

transfer register select ($\overline{\text{TRG}}$)

The $\overline{\text{TRG}}$ selects either register transfer or random-access operation as $\overline{\text{RAS}}$ falls. To use the TMS4461 in random-access mode, $\overline{\text{TRG}}$ must be held high as $\overline{\text{RAS}}$ falls. Holding $\overline{\text{TRG}}$ high as $\overline{\text{RAS}}$ falls causes the 256 storage elements of each data register to remain disconnected from the corresponding 256 bit lines of the memory array. If serial data is to be written in or read out of the data registers, the data registers must be disconnected from the bit lines. Holding $\overline{\text{TRG}}$ low as $\overline{\text{RAS}}$ falls enables the 256 switches that connect the data registers to the bit lines and indicates that a transfer will occur between the data registers and the selected memory row.

random output enable ($\overline{\text{TRG}}$)

During random-access operations, $\overline{\text{TRG}}$ functions as an output enable for the random outputs after the read access times have been satisfied (if this is a read cycle). Whenever $\overline{\text{TRG}}$ is held high, the Q outputs will be in the high-impedance state. This feature removes the possibility of an overlap between data on the address lines and data appearing on the Q outputs making it possible to connect the address lines to the data I/O lines—although use of this organization prohibits the use of the early write cycle. It also allows read-modify-write cycles to be performed by providing a three-state condition to the common I/O pins to allow write data to be driven onto the pins after output read data has been externally latched.

address (A0 through A7)

Sixteen address bits are required to decode one of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip on the falling edge of $\overline{\text{RAS}}$. Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip on the falling edge of $\overline{\text{CAS}}$. All row and column addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ respectively. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select, activating the device input and output buffers. $\overline{\text{CAS}}$ is also used to strobe the column address into the memory.

write-mask enable ($\overline{\text{WE}}$)

The $\overline{\text{WE}}$ pin selects the random-mode write-mask option. The TMS4461 random port is equipped with two modes of write operations. If $\overline{\text{WE}}$ is held low on the falling edge of $\overline{\text{RAS}}$ (during a random access operation), the write mask is enabled. Accordingly, a 4-bit binary code (the mask) is input to the device via the random DQ pins and is also latched on the falling edge of $\overline{\text{RAS}}$. This binary pattern determines which of the four DRAM I/Os will be written into on that access and which DRAM I/Os will not. Thus, after $\overline{\text{RAS}}$ has latched the write mask on chip, input data is driven onto the DQ pins and is latched on the falling edge of the latter of $\overline{\text{CAS}}$ or $\overline{\text{WE}}$ (for early write operation, $\overline{\text{WE}}$ can remain low for the entire $\overline{\text{RAS}}$ low period). If a 0 was strobed into a particular I/O pin on the falling edge of $\overline{\text{RAS}}$, then the write circuits for that particular I/O will be defeated and data will not be written to that I/O. If a 1 was strobed into a particular I/O pin on the falling edge of $\overline{\text{RAS}}$, then the write circuits for that particular I/O will not be defeated and data will be written to that I/O. See the corresponding timing diagrams for details.

Important: The mask operation is selected only if \overline{WE} is held low on the falling edge of \overline{RAS} . If \overline{WE} is held high on the falling edge of \overline{RAS} the mask is not enabled and the write operation is identical to standard $\times 4$ DRAMs, with all four I/Os being written by the data appearing on the DQ pins when the latter of \overline{WE} or \overline{CAS} is brought low. Thus, if it is not desired to use the mask function, then a standard DRAM timing interface can be used.

WRITE MASK FUNCTION TABLE

TRG	\overline{WE}	DQ1-DQ4	MODE
1	1	X	Write enabled at DQ1-DQ4
1	0	1	Write to DQ enabled
1	0	0	Write to DQ disabled

NOTE 1: The logic states in the table above are assumed valid on the falling edge of \overline{RAS} .

write enable (\overline{WE})

The read or write mode is selected through the write-enable (\overline{WE}) input. A logic high on the \overline{WE} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When \overline{WE} goes low prior to \overline{CAS} , data out will remain in the high-impedance state for the entire cycle.

data I/O (DQ1-DQ4)

Memory data is written during a write or read-modify-write cycle. The falling edge of \overline{WE} strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, \overline{WE} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with data setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, \overline{CAS} will already be low. Thus, the data will be strobed in by \overline{WE} with data setup and hold times referenced to this signal. The three-state output buffers provide direct TTL compatibility (no pull-up resistors required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state as long as \overline{CAS} or \overline{TRG} is held high. Data will not appear at the outputs until after both \overline{CAS} and \overline{TRG} have been brought low.

Once the outputs are valid, they will remain valid while \overline{CAS} and \overline{TRG} are low. \overline{CAS} or \overline{TRG} going high will return the outputs to a high-impedance state. In an early write cycle, the outputs are always in the high-impedance state. In a delayed-write or read-modify-write cycle, the outputs will follow the sequence for the read cycle. In a register-transfer operation (memory-to-register or register-to-memory), the outputs remain in the high impedance state for the entire cycle, regardless of transitions on \overline{CAS} or \overline{TRG} .

write mask bits (DQ1-DQ4)

When the write mask is enabled (\overline{WE} low on the falling edge of \overline{RAS}), the write mask bits determine which DRAM I/Os are to be written and which of the DRAM I/Os will have their write operations internally defeated. The state of the write mask bits is latched on-chip on the falling edge of \overline{RAS} and selectively controls the internal write enable circuits of each corresponding DRAM I/O. If the write mask is not enabled (\overline{WE} high on the falling edge of \overline{RAS}), then no write enable circuits will be defeated and data appearing at the DQ1-DQ4 pins on the falling edge of \overline{RAS} will be ignored. See timing diagrams and the table under "write mask enable (\overline{WE})" for details.

refresh

A refresh operation must be performed to each row at least once every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power. Note that the data registers are dynamic storage elements and that the data held in the registers will be lost unless $\overline{\text{SC}}$ is clocked 2 times or else the data is reloaded from the memory array. See specifications for maximum register retention times.

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is accomplished by bringing $\overline{\text{CAS}}$ low earlier than $\overline{\text{RAS}}$ (see parameter t_{CLRL}). The external row address is ignored and the refresh address is generated internally.

column-address strobe ($\overline{\text{CAS}}$)

The $\overline{\text{CAS}}$ input latches the column addresses on-chip and also functions as an output enable for DQ1-DQ4.

page mode

Page-mode operation allows faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to set up and strobe row addresses for the same page is eliminated. The maximum number of columns that can be addressed is determined by $t_{\text{w}}(\text{RL})$, the maximum $\overline{\text{RAS}}$ low pulse duration.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, $\overline{\text{RAS}}$ must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight $\overline{\text{RAS}}$ cycles and one memory-to-register transfer cycle with an $\overline{\text{SC}}$ cycle following the rising edge of $\overline{\text{TRG}}$ before proper device operation is achieved.

sequential-access operation

transfer register select ($\overline{\text{TRG}}$)

Memory operations involving parallel use (i.e., transfer from memory to data register or data register to memory) of the data register are invoked by bringing $\overline{\text{TRG}}$ low with the address lines A0-A7 before $\overline{\text{RAS}}$ falls. This enables the switches connecting the 256 elements of each data register to the 256 bit lines of each DRAM I/O. The states of $\overline{\text{WE}}$ and $\overline{\text{SG}}$, which are also latched on the falling edge of $\overline{\text{RAS}}$, determine whether the 256-bit data transfer will be from the memory array to the data registers or from the data registers to memory array, as well as determining if the SDQs are in read or write mode (see "transfer operation logic table").

Note that the state of $\overline{\text{TRG}}$ is latched on the falling edge of $\overline{\text{RAS}}$ just like a row address, to select the mode of operation. During read or read-modify-write cycles, $\overline{\text{TRG}}$ functions as output enable after $\overline{\text{CAS}}$ falls.

transfer write enable ($\overline{\text{WE}}$)

In register transfer mode, $\overline{\text{WE}}$ determines whether a transfer will occur from the data registers to the memory array, or from the memory array to the data registers. To transfer data from the data registers to the memory array, $\overline{\text{WE}}$ and $\overline{\text{SG}}$ are held low as $\overline{\text{RAS}}$ falls. If $\overline{\text{SG}}$ were to be high during this transition, then no transfer of data from the data register to the memory array would occur, but the SDQs would be put into the write mode. This would allow serial data to be written into the register. To transfer from the memory array to the data registers, $\overline{\text{WE}}$ is held high and $\overline{\text{SG}}$ is a don't care as $\overline{\text{RAS}}$ falls. This cycle puts the SDQs into the read mode, thus allowing serial data to be read out of the data register. Note that $\overline{\text{WE}}$ and $\overline{\text{SG}}$ setup and hold times are referenced to the falling edge of $\overline{\text{RAS}}$ for this mode of operation (see "transfer operation logic table").

row address (A0 through A7)

Eight address bits are required to select one of the 256 possible rows involved in the transfer of data to or from the data registers. (The states of A0-A7, \overline{WE} , \overline{TRG} , and \overline{SG} are latched on the falling edge of \overline{RAS} .)

register column address (A0 through A7)

To select one of the 256 positions along each of the four data registers from which the first serial data will be read out, or to which the first serial data will be written, the appropriate 8-bit column address (A0-A7) must be valid when \overline{CAS} falls during the appropriate transfer cycle.


serial data clock (SC)

Data is written in or read out of the data registers on the rising edge of SC. This makes it possible to view the data registers as though they were made of 256 positive-edge-triggered D flip-flops which connect D to Q (not to be confused with the DQ random I/O pins of the TMS4461). The TMS4461 is designed to work with a wide range duty cycle clock to simplify system design.

serial data input/output (SDQ1-SDQ4)

SD and SQ share a common I/O pin. Data is written in when \overline{SG} is low during write mode, and data is read out when \overline{SG} is low during read mode (see "transfer operation logic table"). Note that when the serial address counter reaches its maximum value of 255, it is reset to 00 with the next positive transition of SC. This allows data to be read out in a continuous loop.

block diagram of one serial I/O



TMS4461
262,144-BIT MULTIPOINT VIDEO RAM

serial enable (\overline{SG})

The serial enable pin has two functions. First, it is used on the falling edge of \overline{RAS} , with both \overline{TRG} and \overline{WE} low. If \overline{SG} is low during this transition, then a register-to-memory transfer will occur. On the other hand, if \overline{SG} were to be high as \overline{RAS} falls, then a write-mode control cycle will be performed. The function of this cycle is to switch the SDQs from the output mode to the input mode, thus allowing serial data to be written into the data register. Second, \overline{SG} is used as a SDQ enable/disable. In the write mode, \overline{SG} is used as an input enable. \overline{SG} high disables the input, and \overline{SG} low enables the input. To take the device out of the write mode and into the read mode, a memory-to-register transfer cycle must be performed. The read mode allows data to be read out of the data register. \overline{SG} high disables the output and \overline{SG} low enables the output. Note that the serial address counter will be incremented on each SC cycle regardless of the state of \overline{SG} .

TRANSFER OPERATION LOGIC TABLE

TRG	WE	SG	MODE
0	0	0	Register to memory transfer and write-mode enable
0	0	1	Write-mode enable
0	1	X	Memory-to-register transfer

NOTE 2: The logic states in the table above are assumed valid on the falling edge of \overline{RAS} . In a serial write-mode to read-mode sequence, the first positive transition of SCLK after the memory-to-register transfer will change the SDQs from three-state to output mode.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Voltage range for any pin except V_{DD} and data out (see Note 3)	-1 to 7 V
Voltage range for V_{DD} supply with respect to V_{SS}	-1 to 7 V
Voltage range for data out with respect to V_{SS}	-1 to $V_{DD} + 0.3$ V
Short circuit output current per output	50 mA
Power dissipation	1 W
Operating free-air temperature	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 3: All voltage values in this data sheet are with respect to V_{SS} .

recommended operating conditions

	MIN	NOM	MAX	UNIT
V_{DD} Supply voltage	4.5	5	5.5	V
V_{SS} Supply voltage		0		V
V_{IH} High-level input voltage		2.4	6.5	V
V_{IL} Low-level input voltage (see Note 4)	-1		0.8	V
T_A Operating free-air temperature	0	25	70	°C

NOTE 4: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full range of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TMS4461-12		TMS4461-15		UNIT
		MIN	MAX	MIN	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA		2.4		V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA		0.4		V
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V		±10		µA
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V		±10		µA
I _{DD1}	Average operating current during read, write, or transfer cycle (serial port in standby)	Minimum cycle time, No load on DQ and SDQ pins		80		70 mA
I _{DD2}	Standby current (total, both ports)	After 1 memory cycle, R _{AS} , C _{AS} , SC, and S _G ≥ 2.4 V, No load on DQ and SDQ pins		25		25 mA
I _{DD3}	Average refresh current	Minimum cycle time, R _{AS} ≤ 0.8 V, C _{AS} ≥ 2.4 V, No load on DQ and SDQ pins		75		65 mA
I _{DD4}	Average page-mode current (serial port in standby)	Minimum cycle time, R _{AS} ≤ 0.8 V, C _{AS} cycling, No load on DQ and SDQ pins		55		50 mA
I _{DD5}	Average current with memory array in standby and register shifting	t _{c(SC)} = MIN, R _{AS} and C _{AS} ≥ 2.4 V, No load on DQ and SDQ pins		85		80 mA
I _{DD6}	Worst case average current	Minimum cycle time on both ports, No load on DQ and SDQ pins		155		140 mA

TMS4461
262,144-BIT MULTIPOINT VIDEO RAM

Dynamic RAMS

capacitance over recommended supply voltage and operating free-air temperature ranges, f = 1 MHz

PARAMETER		MIN	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs		7	pF
C _{i(RC)}	Input capacitance, strobe inputs		10	pF
C _{i(WE)}	Input capacitance, write enable input		10	pF
C _{i(SC)}	Input capacitance, serial clock		10	pF
C _{i(SG)}	Input capacitance, serial enable		5	pF
C _{i(TRG)}	Input capacitance, transfer register input		7	pF
C _o	Output capacitance		7	pF

4

switching characteristics over recommended supply voltage and operating free-air temperature ranges

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TMS4461-12		TMS4461-15		UNIT	
			MIN	MAX	MIN	MAX		
t _{a(C)}	Access time from $\overline{\text{CAS}}$	Load = 2 Series 74 TTL gates, C _L = 100 pF, t _{RLCL} ≥ Max	t _{CAC}	60		75	ns	
t _{a(R)}	Access time from $\overline{\text{RAS}}$	Load = 2 Series 74 TTL gates, C _L = 100 pF, t _{RLCL} ≤ Max	t _{RAC}	120		150	ns	
t _{a(TRG)}	Access time of DQ from $\overline{\text{TRG}}$ low	Load = 2 Series 74 TTL gates, C _L = 100 pF	t _{OEA}	35		40	ns	
t _{a(SC)}	Access time of SQ fro SC high	Load = 2 Series 74 TTL gates, C _L = 50 pF	t _{SCA}	40		50	ns	
t _{a(SG)}	Access time of SQ from $\overline{\text{SG}}$ low	Load = 2 Series 74 TTL gates, C _L = 50 pF	t _{SOA}	30		35	ns	
t _{dis(CH)}	Random-output disable time from $\overline{\text{CAS}}$ high	Load = 2 Series 74 TTL gates, C _L = 15 pF	t _{OFF}	0	20	0	25	ns
		Load = 2 Series 74 TTL gates, C _L = 100 pF		0	25	0	30	ns
t _{dis(TRG)}	Random-output disable time from $\overline{\text{TRG}}$ high	Load = 2 Series 74 TTL gates, C _L = 15 pF	t _{OEZ}	0	20	0	25	ns
		Load = 2 Series 74 TTL gates, C _L = 100 pF		0	25	0	30	ns
t _{dis(SG)}	Serial-output disable time from $\overline{\text{SG}}$ high	Load = 2 Series 74 TTL gates, C _L = 15 pF	t _{SOZ}	0	15	0	20	ns
		Load = 2 Series 74 TTL gates, C _L = 50 pF		0	20	0	25	ns

timing requirements over recommended supply voltage and operating free-air temperature ranges

	ALT. SYMBOL	TMS4461-12		TMS4461-15		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	220		260		ns
$t_{c(W)}$ Write cycle time	t_{WC}	220		260		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	t_{RWC}	295		345		ns
$t_{c(Trd)}$ Transfer read cycle time	t_{RC}	220		260		ns
$t_{c(TW)}$ Transfer write cycle time	t_{WC}	220		260		ns
$t_{c(P)}$ Page-mode read or write cycle time	t_{PC}	120		145		ns
$t_{c(rdWP)}$ Page-mode read-write/read-modify-write cycle time	t_{RWC}	195		230		ns
$t_{c(SC)}$ Serial clock cycle time	t_{SCC}	40	50,000	50	50,000	ns
$t_{w(CH)}$ Pulse duration, \overline{CAS} duration (precharge time)	t_{CP}	50		60		ns
$t_{w(CL)}$ Pulse duration, CAS low [‡]	t_{CAS}	60	10,000	75	10,000	ns
$t_{w(RH)}$ Pulse duration, RAS high (precharge time)	t_{RP}	90		100		ns
$t_{w(RL)}$ Pulse duration, RAS low [§]	t_{RAS}	120	10,000	150	10,000	ns
$t_{w(W)}$ Write pulse duration	t_{WP}	30		45		ns
$t_{w(SCL)}$ Pulse duration, SC low	t_{SCL}	10		10		ns
$t_{w(SCH)}$ Pulse duration, SC high	t_{SCH}	10		10		ns
$t_{w(TRG)}$ \overline{TRG} pulse duration low time	t_{QE}	35		40		ns
t_t Transition times (rise and fall)	t_T	3	50	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su(RW)}$ \overline{WE} setup time before RAS low with \overline{TRG} low (register transfer cycles)	t_{WS}	0		0		ns
$t_{su(DQ)}$ DQ setup time before RAS low with \overline{TRG} high (random access, write mask select)	t_{DTS}	0		0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su(WCL)}$ Early write-command setup time before \overline{CAS} low	t_{WCS}	-5		-5		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	35		45		ns
$t_{su(WRH)}$ Write-command setup time before RAS high	t_{RWL}	35		45		ns
$t_{su(SD)}$ Serial data setup time before SC high	t_{SDS}	0		0		ns
$t_{su(TRG)}$ \overline{TRG} setup time before RAS low	t_{TSR}	0		0		ns
$t_{su(SG)}$ \overline{SG} setup time before RAS low with \overline{TRG} and \overline{WE} low	t_{ESR}	0		0		ns
$t_{su(WM)}$ \overline{WE} setup time before RAS low (write mask select)	t_{RWS}	0		0		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	20		25		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		15		ns
$t_h(RW)$ \overline{WE} hold time after RAS low with \overline{TRG} low (transfer cycles)	t_{WH}	15		15		ns

Continued next page.

NOTE 5: Timing measurements referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡]In a read-modify-write cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time [$t_{w(CL)}$].

[§]In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional RAS low time [$t_{w(RL)}$].

TMS4461
262,144-BIT MULTIPOINT VIDEO RAM

timing requirements over recommended supply voltage and operating free-air temperature ranges (continued)

	ALT. SYMBOL	TMS4461-12		TMS4461-15		UNIT
		MIN	MAX	MIN	MAX	
$t_{h(RLCA)}$ Column-address hold time after \overline{RAS} low	t_{AR}	80		100		ns
$t_{h(CLD)}$ Data hold time after \overline{CAS} low	t_{DH}	30		45		ns
$t_{h(RLD)}$ Data hold time after \overline{RAS} low	t_{DHR}	90		120		ns
$t_{h(WLD)}$ Data hold time after \overline{WE} low	t_{DH}	30		45		ns
$t_{h(CHrd)}$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_{h(RDrd)}$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		10		ns
$t_{h(CLW)}$ Write-command hold time after \overline{CAS} low	t_{WCH}	30		45		ns
$t_{h(RLW)}$ Write-command hold time after \overline{RAS} low	t_{WCR}	90		120		ns
$t_{h(WOE)}$ \overline{TRG} hold time after \overline{WE} low	t_{OEh}	30		40		ns
$t_{h(SD)}$ Serial data-in hold time after SC high	t_{SDH}	15		15		ns
$t_{h(SO)}$ Serial data-out hold time after SC high	t_{SOH}	8		8		ns
$t_{h(TRG)}$ \overline{TRG} hold time after \overline{RAS} low	t_{TSH}	15		15		ns
$t_{h(DQ)}$ DQ hold time after \overline{RAS} low with \overline{TRG} high and \overline{WE} low	t_{DTH}	15		15		ns
$t_{h(SG)}$ \overline{SG} hold time after \overline{RAS} low with \overline{TRG} and \overline{WE} low	t_{ESH}	15		15		ns
$t_{h(WM)}$ \overline{WE} hold time after \overline{RAS} low (write mask select)	t_{RWh}	15		15		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	120		150		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		0		ns
t_{CLGH} Delay time, \overline{CAS} low to \overline{TRG} high	t_{OEHC}	60		75		ns
t_{CLRh} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	60		75		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{WE} low (read-modify-write cycle only) [‡]	t_{CWD}	95		110		ns
t_{RLTH} Delay time, \overline{RAS} low to \overline{TRG} high (memory-to-register transfer cycle)	Early load [#]	25		25		ns
	Mid-line real-time load	t_{RDH}	80	100		
t_{RLSH} Delay time, \overline{RAS} low to the first positive transition of SC after \overline{TRG} high (register transfer cycle)	t_{SCHR}	100		125		ns
t_{THRL} Delay time, \overline{TRG} high to \overline{RAS} low after a transfer cycle	t_{RSLT}	$t_{w(RH)}$		$t_{w(RH)}$		ns
t_{CLSH} Delay time, \overline{CAS} low to the first positive transition of SC after \overline{TRG} high (register transfer cycle)	t_{SCHC}	40		50		ns
t_{SHRL} Delay time, SC high to \overline{RAS} low with \overline{TRG} and \overline{WE} low (register-to-memory transfer cycle) [☆]	t_{RSLs}	40		50		ns
t_{SHTH} Delay time, SC high to \overline{TRG} high (memory-to-register transfer cycle) [□]	t_{SDD}	10		15		ns

Continued next page.

NOTE 5: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[‡] \overline{TRG} must disable the output buffers prior to applying data to the device.

[#] \overline{TRG} may be brought high early during a memory-to-register transfer cycle as long as the $t_{h(TRG)}$, t_{SHTH} , and t_{RLSH} specifications are met.

[☆] In a register-to-memory transfer cycle, the state of SC when \overline{RAS} falls is a don't care condition. However, to guarantee proper sequencing of the internal clock circuitry there can be no positive transitions of SC for at least 40 ns prior to when \overline{RAS} goes low. See the section entitled "sequential access operation" for a complete explanation of the transfer operation.


[□] In a memory-to-register transfer cycle, the state of SC when \overline{TRG} rises is a don't care condition. However, to guarantee proper sequencing of the internal clock circuitry there can be no positive transitions of SC for at least 10 ns prior to when \overline{TRG} goes high. See the section entitled "sequential access operation" for a complete explanation of the transfer operation.

timing requirements over recommended supply voltage and operating free-air temperature ranges (concluded)


	ALT. SYMBOL	TMS4461-12		TMS4461-15		UNIT
		MIN	MAX	MIN	MAX	
t _{THSH} Delay time, $\overline{\text{TRG}}$ high to SC high (memory-to-register transfer cycle)	t _{SDH}	15		20		ns
t _{THRH} Delay time, $\overline{\text{TRG}}$ high to $\overline{\text{RAS}}$ high (memory-to-register transfer cycle)	t _{DTR}	0		0		ns
t _{THCH} Delay time, $\overline{\text{TRG}}$ high to $\overline{\text{CAS}}$ high (register transfer cycles)	t _{DTC}	0		0		ns
t _{CLTH} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{TRG}}$ high (memory-to-register transfer cycle)	t _{CDH}	20		25		ns
t _{RLCL} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (maximum value specified only to guarantee $\overline{\text{RAS}}$ access time)	t _{RCD}	25	60	25	75	ns
t _{CLGL} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{TRG}}$ low (maximum value specified to guarantee column access time)	t _{DCT}		25		30	ns
t _{RLWL} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{WE}}$ low (read-modify-write cycle only)	t _{RWD}	155		185		ns
t _{CLRL} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	t _{CSR}	10		20		ns
t _{RLCHR} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	t _{CHR}	20		25		ns
t _{SGSC} Delay time, $\overline{\text{SG}}$ low to SC high during serial data-in shift cycle	t _{SWS}	10		10		ns
t _{GHD} Delay time, $\overline{\text{TRG}}$ high before data applied at DQ	t _{GDD}	25		30		ns
t _{rf(MA)} Refresh time interval, memory array	t _{REF1}		4		4	ms
t _{rf(SR)} Refresh time interval, data register	t _{REF2}		4		4	ms

NOTE 5: Timing measurements are referenced to V_{IL} max and V_{IH} min.

read cycle timing



early write cycle timing, write mask unselected




TMS4461
 262,144-BIT MULTIPORT VIDEO RAM


Dynamic RAMS

4


early write cycle timing, write mask selected



delayed write cycle timing, mask unselected



read-write/read-modify-write cycle timing




TMS4461
262,144-BIT MULTIPOINT VIDEO RAM

Dynamic RAMS


4

page-mode read cycle timing



TMS4461
262,144-BIT MULTIPOINT VIDEO RAM


page-mode write cycle timing, write mask selected




NOTE 7: Timing assumes use of the early write feature. TRG must remain high throughout the entire page-mode operation if the late write feature is used to generate page-mode cycle time. Timing also assumes that only those I/Os selected by DQ1-DQ4 on the falling edge of RAS are written during page-mode operation.

TMS4461
262,144-BIT MULTIPORT VIDEO RAM

RAS-only refresh timing




hidden refresh cycle timing




TMS4461
262,144-BIT MULTIPOINT VIDEO RAM

CAS-before-RAS refresh



write-mode control timing

The write-mode control cycle is used to change the SDQs from the output mode to the input mode. This allows serial data to be written into the data register. The diagram below assumes that the device was originally in the serial read mode.




- NOTES: 8. Random-mode (Q outputs) remain in 3-state for the entire write-mode control.
9. SG must be high as RAS falls in order to perform a write-mode control cycle.

TMS4461
262,144-BIT MULTIPORT VIDEO RAM

data-register-to-memory timing, serial input enabled

The data-register-to-memory cycle is used to transfer data from the data register to the memory array. Every one of the 256 locations in the data register is written into the 256 columns of the selected row. Note that the data that was in the data register may have arrived there either from a serial write in or from a parallel load of the data register from one of the memory array rows. The diagram below assumes that the device is presently in the serial-write mode (i.e., SD is enabled by a previous write-mode control cycle, thus allowing data to be written in).




- NOTES: 10. Random-mode (Q outputs) remain in 3-state for the entire data-register-to-memory transfer cycle.
 11. SG must be low as RAS falls in order to perform a register-to-memory transfer.

memory-to-data register timing

The memory-to-data-register cycle is used to load the data register in parallel from the memory array. Every one of the 256 locations in the data register are written into from the 256 columns of the selected row. Note that the data that is loaded into the data register may be either read out or written back into another row. This cycle puts the device into the serial read mode (i.e., the SQ is enabled, thus allowing data to be read out of the register).


Also, the first bit to be read from the data register, after $\overline{\text{TRG}}$ has gone high, must be activated by a positive transition of SC.



- NOTES: 12. Random mode (Q outputs) remain in 3-state for the entire memory-to-data-register transfer cycle.
 13. Column address must be supplied to load register start address on every transfer cycle.
 14. The first positive transition of SC after $\overline{\text{TRG}}$ has gone high, during a memory-to-register transfer cycle, is used to read the first bit of new data.

serial data-in timing


The serial data-in write cycle is used to write data into the data register. Before data can be written into the data register via SD, the device must be put into the write mode by performing a write-mode control cycle. Register-to-memory transfer cycles occurring between the write-mode control cycle and the subsequent writing in of data will not take the device out of the write mode. But, a memory-to-register transfer cycle during that time will take the device out of the write mode and put it into the read mode, thus not allowing the writing in of data.



NOTE 15: While writing data into the data register, the state of \overline{TRG} is a don't care as long as \overline{TRG} is held high when \overline{RAS} goes low. This is to avoid the initiation of a register-to-memory or memory-to-register data-transfer function.

serial data-out timing

The serial data-out read cycle is used to read data out of the data register. Before data can be read out via SQ, the device must be put into the read mode by performing a memory-to-data-register transfer cycle. Register-to-memory transfer cycles occurring between the memory-to-register transfer cycle and the subsequent reading out of data will not take the device out of the read mode. But, a write-mode control cycle at that time will take the device out of the read mode and put it in the write mode, thus not allowing the reading out of data.



NOTE 16: While reading data out of the data register, the state of \overline{TRG} is a don't care as long as \overline{TRG} is held high when \overline{RAS} goes low. This is to avoid the initiation of a register-to-memory or memory-to-register data-transfer operation.