

HM514256S Series

HM514256A Series

262144-Word × 4-Bit CMOS Dynamic RAM


The Hitachi HM514256S/A is a CMOS dynamic RAM organized 262144-word x 4-bit. HM514256S/A has realized higher density, higher performance and various functions by employing 1.3 μm CMOS technology and some new CMOS circuit design technologies. The HM514256S/A offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514256S/A to be packaged in standard 20-pin plastic DIP, 20-pin plastic SOJ and 20-pin plastic ZIP.


Features

- Single 5 V (±10%)
- High speed: Access Time 80 ns/100 ns/120 ns (max)
- Low power: Standby 11 mW (max)
Active 363 mW/302.5 mW/258.5 mW (max)
- Fast page mode capability
- 512 refresh cycles: (8 ms)
- 2 variations of refresh: ~~RAS~~-only refresh
~~CAS~~-before-~~RAS~~ refresh

Pin Arrangement




HM514256SP Series
HM514256AP Series




(DP-20NA)

HM514256SJP Series
HM514256AJP Series



(CP-20D)

HM514256SZP Series
HM514256AZP Series



(ZP-20)

Pin Description

Pin Name	Function
A0-A8	Address input
A0-A8	Refresh address input
I/O1-I/O4	Data input/Data output
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
OE	Output enable
Vcc	Power supply (+5 V)
Vss	Ground




Ordering Information


Type No.	Access Time	Package	Type No.	Access Time	Package
HM514256P-8S	80 ns	300-mil 20-pin	HM514256AP-8	80 ns	300-mil 20-pin
HM514256P-10S	100 ns	plastic DIP	HM514256AP-10	100 ns	plastic DIP
HM514256P-12S	120 ns	(DP-20NA)	HM514256AP-12	120 ns	(DP-20NA)
HM514256JP-8S	80 ns	300-mil 20-pin	HM514256AJP-8	80 ns	300-mil 20-pin
HM514256JP-10S	100 ns	plastic SOJ	HM514256AJP-10	100 ns	plastic SOJ
HM514256JP-12S	120 ns	(CP-20D)	HM514256AJP-12	120 ns	(CP-20D)
HM514256ZP-8S	80 ns	400-mil 20-pin	HM514256AZP-8	80 ns	400-mil 20-pin
HM514256ZP-10S	100 ns	plastic ZIP	HM514256AZP-10	100 ns	plastic ZIP
HM514256ZP-12S	120 ns	(ZP-20)	HM514256AZP-12	120 ns	(ZP-20)

Block Diagram

HM514256S Series



HM514256A Series



Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	V _I	-1.0 to +7.0	V
Supply voltage relative to V _{SS}	V _{CC}	-1.0 to +7.0	V
Short circuit output current	I _{out}	50	mA
Power dissipation	P _r	1.0	W
Operating temperature	T _{opr}	0 to +70	°C
Storage temperature	T _{stg}	-55 to +125	°C



Recommended DC Operating Conditions (Ta = 0 to +70°C)

Item	Symbol	Min	Typ	Max	Unit	Note	
Supply voltage	V _{SS}	0	0	0	V		
	V _{CC}	4.5	5.0	5.5	V	*1	
Input high voltage	V _{HI}	2.4	—	6.5	V	*1	
Input low voltage	I/O pin	V _{IL}	-1.0	—	0.8	V	*1
	Others	V _{IL}	-2.0	—	0.8	V	*1

Note: *1. All voltage referenced to V_{SS}.

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0 V)

Item	Symbol	HM514256-8S		HM514256-10S		HM514256-12S		Unit	Test Conditions	Note
		HM514256A-8	HM514256A-10	HM514256A-12	Min	Max	Min			
Operating current	I _{CC1}	—	66	—	55	—	47	mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling $t_{RC} = \text{Min}$ $\overline{\text{RAS}}, \overline{\text{CAS}}$ = V _{HI} TTL interface Dout = High-Z	*1, *2
		—	2	—	2	—	2			
Standby current	I _{CC2}	—	1	—	1	—	1	mA	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq$ V _{CC} - 0.2 V CMOS interface Dout = High-Z	
		—	1	—	1	—	1			
RAS-only refresh current	I _{CC3}	—	66	—	55	—	47	mA	t _{RC} = Min	*2
Standby current	I _{CC5}	—	5	—	5	—	5	mA	$\overline{\text{RAS}} = \text{V}_{\text{HI}}$ $\overline{\text{CAS}} = \text{V}_{\text{IL}}$ Dout = enable	*1
CAS-before-RAS refresh current	I _{CC6}	—	66	—	55	—	47	mA	t _{RC} = Min	
Fast page mode current	I _{CC7}	—	55	—	55	—	47	mA	t _{RC} = Min	*1, *3
Input leakage current	I _{LI}	-10	10	-10	10	-10	10	μA	0 V ≤ Vin ≤ 7 V	
Output leakage current	I _{LO}	-10	10	-10	10	-10	10	μA	0 V ≤ Vout ≤ 7 V Dout = disable	
Output high voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High Iout = -5 mA	
Output low voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low Iout = 4.2 mA	

Notes: *1. I_{CC} depends on output loading condition when the device is selected.

I_{CC} max is specified at the output open condition.

*2. Address can be changed less than three times while $\overline{\text{RAS}} = \text{V}_{\text{IL}}$.

*3. Address can be changed once or less while $\overline{\text{CAS}} = \text{V}_{\text{HI}}$.



Capacitance ($T_a = 25^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$)

Item	Symbol	Typ	Max	Unit	Note	
Input capacitance	Address	C_{i1}	—	5	pF	*1
	Clock	C_{i2}	—	7	pF	*1
Input/Output capacitance	Data input/Data output	$C_{i/o}$	—	10	pF	*1, *2

Notes: *1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

*2. $CAS = V_{BH}$ to disable Dout.

AC Characteristics ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$)*14**Test Conditions**

Input rise and fall times: 5 ns Output load: 2TTL Gate + C_L (100 pF)
 Input timing reference levels: 0.8 V, 2.4 V (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Item	Symbol	HM514256-8S		HM514256-10S		HM514256-12S		Unit	Note
		HM514256A-8		HM514256A-10		HM514256A-12			
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	TRC	160	—	190	—	220	—	ns	
RAS precharge time	TRP	70	—	80	—	90	—	ns	
RAS pulse width	TRAS	80	10000	100	10000	120	10000	ns	
CAS pulse width	TCAS	25	10000	25	10000	30	10000	ns	
Row address setup time	TASR	0	—	0	—	0	—	ns	
Row address hold time	TRAH	12	—	15	—	15	—	ns	
Column address setup time	TASC	0	—	0	—	0	—	ns	
Column address hold time	TCAH	20	—	20	—	25	—	ns	
RAS to CAS delay time	TRCD	22	55	25	75	25	90	ns	*8
RAS to column address delay time	TRAD	17	40	20	55	20	65	ns	*9
RAS hold time	TRSH	25	—	25	—	30	—	ns	
CAS hold time	TCSH	80	—	100	—	120	—	ns	
CAS to RAS precharge time	TCRP	10	—	10	—	10	—	ns	
OE to Din delay time	TODD	20	—	25	—	30	—	ns	
OE delay time from Din	TDZO	0	—	0	—	0	—	ns	
CAS delay time from Din	TDZC	0	—	0	—	0	—	ns	
Transition time (rise and fall)	TT	3	50	3	50	3	50	ns	*1, *7
Refresh period	TREP	—	8	—	8	—	8	ms	



Read Cycle

Item	Symbol	HM514256-8S		HM514256-10S		HM514256-12S		Unit	Note
		HM514256A-8		HM514256A-10		HM514256A-12			
		Min	Max	Min	Max	Min	Max		
Access time from $\overline{\text{RAS}}$	TRAC	—	80	—	100	—	120	ns	*2,*3
Access time from $\overline{\text{CAS}}$	TCAC	—	25	—	25	—	30	ns	*3,*4
Access time from Address	TAA	—	40	—	45	—	55	ns	*3,*5
Access time from $\overline{\text{OE}}$	TOAC	—	25	—	25	—	30	ns	
Read command setup time	TRCS	0	—	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	TRCH	0	—	0	—	0	—	ns	
Read command hold time to $\overline{\text{RAS}}$	TRRH	10	—	10	—	10	—	ns	
Column address to $\overline{\text{RAS}}$ lead time	TRAL	40	—	45	—	55	—	ns	
Output buffer turn-off time	TOFF1	—	20	—	25	—	30	ns	*6
Output buffer turn-off to $\overline{\text{OE}}$	TOFF2	—	20	—	25	—	30	ns	*6
$\overline{\text{CAS}}$ to Din delay time	TCDD	20	—	25	—	30	—	ns	

Write Cycle

Item	Symbol	HM514256-8S		HM514256-10S		HM514256-12S		Unit	Note
		HM514256A-8		HM514256A-10		HM514256A-12			
		Min	Max	Min	Max	Min	Max		
Write command setup time	twCS	0	—	0	—	0	—	ns	*10
Write command hold time	twCH	20	—	20	—	25	—	ns	
Write command pulse width	twP	15	—	15	—	20	—	ns	
Write command to $\overline{\text{RAS}}$ lead time	trWL	25	—	25	—	30	—	ns	
Write command to $\overline{\text{CAS}}$ lead time	tcWL	25	—	25	—	30	—	ns	
Data-in setup time	tDS	0	—	0	—	0	—	ns	*11
Data-in hold time	tDH	20	—	20	—	25	—	ns	*11

Read-Modify-Write Cycle

Item	Symbol	HM514256-8S		HM514256-10S		HM514256-12S		Unit	Note
		HM514256A-8		HM514256A-10		HM514256A-12			
		Min	Max	Min	Max	Min	Max		
Read-write cycle time	trWC	220	—	255	—	295	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	trWD	110	—	135	—	160	—	ns	*10
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	tcWD	55	—	60	—	70	—	ns	*10
Column address to $\overline{\text{WE}}$ delay time	laWD	70	—	80	—	95	—	ns	*10
$\overline{\text{OE}}$ hold time from $\overline{\text{WE}}$	toEH	25	—	25	—	30	—	ns	



Refresh Cycle

Item	Symbol	HM514256-8S		HM514256-10S		HM514256-12S		Unit	Note
		HM514256A-8		HM514256A-10		HM514256A-12			
		Min	Max	Min	Max	Min	Max		
CAS setup time (CAS-before-RAS refresh cycle)	tCSR	10	—	10	—	10	—	ns	
CAS hold time (CAS-before-RAS refresh cycle)	tCHR	20	—	20	—	25	—	ns	
RAS precharge to CAS hold time	trPC	10	—	10	—	10	—	ns	

Fast Page Mode Cycle

Item	Symbol	HM514256-8S		HM514256-10S		HM514256-12S		Unit	Note
		HM514256A-8		HM514256A-10		HM514256A-12			
		Min	Max	Min	Max	Min	Max		
Fast page mode cycle time	tPC	55	—	55	—	65	—	ns	
Fast page mode CAS precharge time	tCP	10	—	10	—	15	—	ns	
Fast page mode RAS pulse width	tRASC	—	100000	—	100000	—	100000	ns	*12
Access time from CAS precharge	tACP	—	50	—	50	—	60	ns	*13
RAS hold time from CAS precharge	tRHCP	50	—	50	—	60	—	ns	
Fast page mode read-write cycle time	tPCM	110	—	115	—	135	—	ns	

Notes: *1. AC measurements assume $t_T = 5ns$.

*2. Assumes that $t_{RCD} \leq t_{RCD}(max)$ and $t_{RAD} \leq t_{RAD}(max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.

*3. Measured with a load circuit equivalent to 2TTL loads and 100pF.

*4. Assumes that $t_{RCD} \geq t_{RCD}(max)$ and $t_{RAD} \leq t_{RAD}(max)$.

*5. Assumes that $t_{RCD} \leq t_{RCD}(max)$ and $t_{RAD} \geq t_{RAD}(max)$.

*6. tOPF(max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

*7. Transition times are measured between V_{IH} and V_{IL} .

*8. Operation with the $t_{RCD}(max)$ limit insures that $t_{RAC}(max)$ can be met, $t_{RCD}(max)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(max)$ limit, then access time is controlled exclusively by tCAC.

*9. Operation with the $t_{RAD}(max)$ limit insures that $t_{RAC}(max)$ can be met, $t_{RAD}(max)$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(max)$ limit, then access time is controlled exclusively by tAA.

*10. tWCS, tRWD, tCWD and tAWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $tWCS \geq tWCS(min)$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $tRWD \geq tRWD(min)$, $tCWD \geq tCWD(min)$ and $tAWD \geq tAWD(min)$, the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

*11. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.


*12. tRASC is determined by RAS pulse width in fast page mode cycles.

*13. Access time is determined by the longer of tAA, tCAC or tACP.


*14. An initial pause of 100 μs is required after power-up followed by eight or more initialization cycles (any combination of cycles containing RAS clock such as RAS-only refresh). If the internal refresh counter is used, eight or more CAS-before-RAS refresh cycles are required.




Timing Waveforms
Read Cycle




Read-Modify-Write Cycle




RAS-Only Refresh Cycle




Fast Page Mode Early Write Cycle




Fast Page Delayed Write Cycle




Fast Page Mode Read-Modify-Write Cycle




Supply Current (Active) vs. Supply Voltage




Supply Current (Active) vs. Ambient Temperature




Supply Current (Active) vs. Frequency




Supply Current (Standby) vs. Supply Voltage




Supply Current (Standby) vs. Supply Voltage




Supply Current (Standby) vs. Ambient Temperature




RAS Access Time vs. Supply Voltage




RAS Access Time vs. Ambient Temperature




CAS Access Time vs. Supply Voltage



CAS Access Time vs. Ambient Temperature



Address Access Time vs. Supply Voltage



Address Access Time vs. Ambient Temperature

