


DS1210 Nonvolatile Controller Chip

DS1210

FEATURES

- Converts CMOS RAMs into nonvolatile memories
- \bullet Unconditionally write protects when $V_{\mbox{CC}}$ is out of tolerance
- Automatically switches to battery when power fail occurs
- Space saving 8-pin DIP
- Consumes less than 100 nA of battery current
- Tests battery condition on power up
- Provides for redundant batteries
- Optional 5% or 10% power fail detection
- Low forward voltage drop on the V_{CC} switch
- Optional 16-pin SOIC surface mount package
- Optional industrial temperature range of -40°C to +85°C.

PIN ASSIGNMENT



-				1	
NC III	1	\bigcirc	16	Ш	NC
vcco 🎞	2		15	Ш	VCCI
NC 🎞	3		14	Ш	NC
VBAT1 III	4		13	Ш	VBAT2
NC 🎞	5		12	Ш	NC
TOL 🎞	6		11	Ш	CEO
NC 🎞	7		10	Ш	NC
GND 🎞	8		9	Ш	CE

DS1210S 16-Pin SOIC (300 MIL)

PIN DESCRIPTION

V _{CCO}	-	RAM Supply
V _{BAT1}	—	+ Battery 1
TOL	-	Power Supply Tolerance
GND	_	Ground
CE	_	Chip Enable Input
CEO	_	Chip Enable Output
V _{BAT2}	_	+ Battery 2
V _{CCI}	_	+ Supply
NC	-	No Connect

DESCRIPTION

The DS1210 Nonvolatile Controller Chip is a CMOS circuit which solves the application problem of converting CMOS RAM into nonvolatile memory. Incoming power is monitored for an out-of-tolerance condition. When such a condition is detected, chip enable is inhibited to accomplish write protection and the battery is switched on to supply the RAM with uninterrupted power. Special circuitry uses a low-leakage CMOS process which affords precise voltage detection at extremely low battery consumption. The 8-pin DIP package keeps PC board real estate requirements to a minimum. By combining the DS1210 Nonvolatile Controller Chip with a CMOS memory and batteries, nonvolatile RAM operation can be achieved.


011592 1/7

[©]Copyright 1995 by Dallas Semiconductor Corporation. All Rights Reserved. For important information regarding patents and other intellectual property rights, please refer to Dallas Semiconductor databooks.

OPERATION

The DS1210 nonvolatile controller performs five circuit functions required to battery back up a RAM. First, a switch is provided to direct power from the battery or the incoming supply (V_{CCI}) depending on which is greater. This switch has a voltage drop of less than 0.3V. The second function which the nonvolatile controller provides is power fail detection. The DS1210 constantly monitors the incoming supply. When the supply goes out of tolerance a precision comparator detects power fail and inhibits chip enable (CEO). The third function of write protection is accomplished by holding the CEO output signal to within 0.2 volts of the V_{CCI} or battery supply. If CE input is low at the time power fail detection occurs, the CEO output is kept in its present state until CE is returned high. The delay of write protection until the current memory cycle is completed prevents the corruption of data. Power fail detection occurs in the range of 4.75 volts to 4.5 volts with the tolerance Pin 3 grounded. If Pin 3 in connected to V_{CCO}, then power fail detection occurs in the range of 4.5 volts to 4.25 volts. During nominal supply conditions CEO will follow CE with a maximum propagation delay of 20ns. The fourth function the DS1210 performs is a battery status warning so that potential data loss is avoided. Each time that the circuit is powered up the battery voltage is checked with a precision comparator. If the battery voltage is less than 2.0 volts, the second memory cycle is inhibited. Battery status can, therefore, be determined by performing a read cycle after power-up to any location in memory, verifying that memory location content. A subsequent write cycle can then be executed to the same memory location altering the data. If the next read cycle fails to verify the written data, then the batteries are less than 2.0V and data is in danger of being corrupted. The fifth function of the nonvolatile controller provides for battery redundancy. In many applications, data integrity is paramount. In these applications it is often desirable to use two batteries to ensure reliability. The DS1210 controller provides an internal isolation switch which allows the connection of two batteries. During battery backup operation the battery with the highest voltage is selected for use. If one battery should fail, the other will take over the load. The switch to a redundant battery is transparent to circuit operation and to the user. A battery status warning will occur when the battery in use falls below 2.0 volts. A grounded VBAT2 pin will not activate a battery fail warning. In applications where battery redundancy is not required, a single battery should be connected to the BAT1 pin. The BAT2 battery pin must be grounded. The nonvolatile controller contains circuitry to turn off the battery back-up. This is to maintain the battery(s) at its highest capacity until the equipment is powered up and valid data is written to the SRAM. While in the freshness seal mode the CEO and V_{CCO} will be forced to VOL. When the batteries are first attached to one or both of the VBAT pins, VCCO will not provide battery back-up until V_{CCI} exceeds V_{CCTP}, as set by the T_{OL} pin, and then falls below V_{BAT}.

Figure 1 shows a typical application incorporating the DS1210 in a microprocessor-based system. Section A shows the connections necessary to write protect the RAM when V_{CC} is less than 4.75 volts and to back up the supply with batteries. Section B shows the use of the DS1210 to halt the processor when V_{CC} is less than 4.75 volts and to delay its restart on power- up to prevent spurious writes.




SECTION A - BATTERY BACKUP Figure 1

DS1210

BATTERY BACKUP CURRENT DRAIN EXAMPLE CONSUMPTION

DS1210 I _{BAT}	100 nA
RAM I _{CC02}	<u>10 µA</u>
Total Drain	10.1 <u>μ</u> Α

SECTION B - PROCESSOR RESET



DS1210

ABSOLUTE MAXIMUM RATINGS*

Voltage on any Pin Relative to Ground Operating Temperature Storage Temperature Soldering Temperature

-0.3V to +7.0V 0°C to 70°C -55°C to +125°C 260°C for 10 seconds

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS					(0	°C to 70°C
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Pin 3 = GND Supply Voltage	V _{CCI}	4.75	5.0	5.5	V	1
Pin 3 = V _{CCO} Supply Voltage	V _{CCI}	4.5	5.0	5.5	V	1
Logic 1 Input	VIH	2.2		V _{CC} +0.3	V	1
Logic 0 Input	VIL	-0.3		+0.8	V	1
Battery Input	V _{BAT1} , V _{BAT2}	2.0		4.0	V	1,2

DECOMMENDED DC ODEDATING CONDITIONS

 $(0^{\circ}C + 70^{\circ}C)$

DC ELECTRICAL CHARACTERISTICS

(0°C to 70°C; V_{CCI} = 4.75V to 5.5V, PIN 3 = GND) (V_{CCI} = 4.5 to 5.5V, PIN 3 = V_{CCO})

						•••••••••••••••••••••••••••••••••••••••
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Supply Current	I _{CCI}			5	mA	3
Supply Voltage	V _{CCO}	V _{CC} -0.2			V	1
Supply Current	I _{CCO1}			80	mA	4
Input Leakage	IIL	-1.0		+1.0	μΑ	
Output Leakage	I _{LO}	-1.0		+1.0	μΑ	
CEO Output @2.4V	I _{OH}	-1.0			mA	5
CEO Output @0.4V	I _{OL}			4.0	mA	5
V _{CC} Trip Point (TOL=GND)	V _{CCTP}	4.50	4.62	4.74	V	1
V _{CC} Trip Point (TOL=V _{CCO})	V _{CCTP}	4.25	4.37	4.49	V	1

(0°C to 70°C; $V_{CCI} = \langle V_{BAT} \rangle$

CEO Output	V _{OHL}	V _{BAT} -0.2		V	7
V_{BAT1} or V_{BAT2} Battery Current	I _{BAT}		100	nA	2,3
Battery Backup Current @ $V_{cco} = V_{BAT} - 0.3V$	I _{CCO2}		50	μA	6,7

CAPACITANCE

CAPACITANCE						$(T_A = 25^{\circ}C)$
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Capacitance	C _{IN}			5	pF	
Output Capacitance	C _{OUT}			7	pF	

(0°C to 70°C; V_{CCI} = 4.75V to 5.5V, PIN 3 = GND) (V_{CCI} = 4.5 to 5.5V, PIN3 = V_{CCO})

AC ELECTRICAL CHARACTERISTICS ($(V_{CCI} = 4.5)$	to 5.5V, PI	$N3 = V_{CCO}$	
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
CE Propagation Delay	t _{PD}	5	10	20	ns	5
CE High to Power Fail	t _{PF}			0	ns	

(0°C to 70°C; V_{CCI} < 4.75V, PIN 3 = GND; V_{CCI} < 4.5, PIN 3 = V_{CCO})


		. 001				000
Recovery at Power Up	t _{REC}	2	80	125	ms	
V _{CC} Slew Rate Power Down	t _F	300			μs	
V _{CC} Slew Rate Power Down	t _{FB}	10			μs	
V _{CC} Slew Rate Power Up	t _R	0			μs	
CE Pulse Width	t _{CE}			1.5	μs	8

NOTES:

- 1. All voltages are referenced to ground.
- 2. Only one battery input is required. Unused battery inputs must be grounded.
- 3. Measured with V_{CCO} and $\overline{\text{CEO}}$ open.
- 4. I_{CC01} is the maximum average load which the DS1210 can supply to the memories.
- 5. Measured with a load as shown in Figure 2.
- 6. I_{CC02} is the maximum average load current which the DS1210 can supply to the memories in the battery backup mode.
- 7. t_{CE} max. must be met to ensure data integrity on power loss.
- 8. CEO can only sustain leakage current in the battery backup mode.

DS1210

TIMING DIAGRAM: POWER UP



TIMING DIAGRAM: POWER DOWN

