
# IBM ARTIC960 and IBM ARTIC960 PCI Co-Processor Platforms

Application Interface Board Developer's Guide





# IBM ARTIC960 and IBM ARTIC960 PCI Co-Processor Platforms

**Application Interface Board Developer's Guide** 

#### Important

Before using this information and the product it supports, read the information under "Notices" on page xi.

#### Third Edition (July 1996)

This publication could include technical inaccuracies or typographical errors. Changes are made periodically to the information herein; these changes will be incorporated in new editions of the publication. IBM may make improvements and/or changes in the product(s) and/or the program(s) described in this publication at any time.

Order publications through your IBM representative or the IBM branch office serving your locality. Publications are not stocked at the address below.

A form for readers' comments appears at the back of this publication. If the form has been removed, address your comments to:

IBM Corporation Department 27X P. O. Box 1328, Boca Raton, Florida 33429-1328 U.S.A.

When you send information to IBM, you grant IBM a nonexclusive right to use or distribute the information in any way it believes appropriate without incurring any obligation to you.

## © Copyright International Business Machines Corporation 1993, 1996. All rights reserved.

Note to U.S. Government Users — Documentation related to restricted rights — Use, duplication or disclosure is subject to restrictions set forth in GSA ADP Schedule Contract with IBM Corp.

## **Contents**

Notices	. X
Trademarks and Service Marks	. X
About This Book	xii
Audience	xii
Organization	χiv
Conventions and Symbols	ΧV
Timing Diagram Notations	ΧV
IBM ARTIC960 Co-Processor Platform Developer's Kit — Content	ΧV
Developer's Assistance Program	ΧV
Reference Publications	xvi
Chapter 1. IBM ARTIC960 Co-Processor Platform Components	1-1
Functional Block Diagram	
Microprocessor	
Memory	
Dynamic Random Access Memory (DRAM)	
Base Read-Only Memory (ROM)	
Serial EPROM	
Memory Controller Chip Application-Specific Integrated Circuit (ASIC)	
Performance	
Memory Protection	
System Bus Interface Chip	
Micro Channel Interface Chip Application-Specific Integrated Circuit (ASIC)	1-5
PCI System Bus Interface Chip	1-6
Performance	
Chapter 2. Co-Processor Platform Interrupt Controller Subsystem	2_1
Programmable Options	
Enable/Detect Register (EDR)	
Zhabio/Dotost Nogistor (ZBN)	
Chapter 3. AIB Architecture	3-1
AIB Address Mapping	3-1
80960 Address Space	
CFE Address Space	
Non-Bursting, I/O Range (1FF00000h – 1FF9FFFFh)	3-4
Bursting, Relocatable Range (26000000h – 2FFFFFFFh)	
Micro Channel Access to the CFE Address Space	
PCI Access to the CFE Address Space	
Bursting/Non-Bursting CFE Addresses	
Reprogrammable CFE Address Space for an AIB	3-9
Chapter 4. AIB Interface	4-1
AIB Interface Signals	4-1
CFE Local Bus Signal Descriptions	4-1
Other Interface Signals	4-3
AIB ROM Bus Signals	4-3
AIB Connector Pin Assignments	4-4
Chanter 5 ROM Bus Timings	5-1

Read Timings	
Chapter 6. Common Front End (CFE)	. 6-1
CFE Local Bus General Description	. 6-1
Designer's Note – Configuration	. 6-2
CFE Local Bus Timing	
CFE Local Bus Data Transfers	. 6-3
CFE Local Bus Arbitration	
CFE Local Bus Exceptions	
Driver Enable and Active Restore Timing	
Signal Timing and Levels (TTL Interface)	
	0.0
Chapter 7. AIB Hardware Design Application Notes	. 7-1
25 MHz Clock Termination	
Base Card Termination Jumper (ARTIC960 Only)	
Bus Loading	
CFE Bus	
ROM Bus	
Power Available for the AIB	
AIB Decoupling (Bypass Caps)	
Base Card Decoupling	
AIB Detect Signal	
Command Reset Out Timing	
Micro Channel -CMDRSTOUT Timing	
PCI -CMDRSTOUT Timing	
For -CMDN31001 filling	. 7-3
Chapter 8. AIB ROM	. 8-1
AIB ROM Structure	. 8-2
AIB ROM Signature Block	. 8-2
AIB Identification (ID) Word	. 8-3
AIB ROM Processor Binding Block	. 8-4
Vital Product Data Block	. 8-7
AIB ROM ChkSum Field	. 8-9
AIB Hardware Resources	. 8-9
AIB Responsibilities	
IBM ARTIC960 Co-Processor Platform ROM Interface Structures	
Packet Memory Map (IBM ARTIC960 Co-Processor Platform Base ROM	
Anchor)	8-11
Rom_Table Structure	
Struct MEM (pointed by MemInfoPtr in ROM_TABLE)	
Struct IO (pointed by IOInfoPtr in ROM_TABLE)	
Struct SUCommands (pointed by CommandPtr in ROM_TABLE)	
Struct RIC_Except (pointed by ExceptionPtr in ROM_TABLE)	
Struct RIC_RDTEntry (pointed by *HWResTabPtr in ROM_TABLE)	
Struct VPD (pointed by VPD_ptr in ROM_TABLE)	
Struct MCAT (pointed by MCAT_Ptr in ROM_TABLE)	
Struct Debug (pointed by DB_Area in ROM_TABLE)	
Struct BaseOptions (pointed by BaseOptions in ROM_TABLE)	
Struct RomPostStatus (pointed by RomPostStat pointer in ROM_TABLE)	
Struct IntID (pointed by IntID pointer in base ROM_TABLE)	
IBM ARTIC960 Co-Processor Platform Interrupt Table	
IBM ARTIC960 Co-Processor Platform ROM and AIB ROM Interactions	
Error Status Format	8-26

Final IBM ARTIC960 Co-Processor Platform Adapter Initialization	8-29
Chapter 9. Diagnostics	. 9-1
JDC Operating Environment	
System Unit Interface	
System Service Procedures	
Event Management	
Time Management	
Storage Management	
Interrupt Handling	
Fault Handling	
Input Command Handling	
Output Message Handling	
Diagnostic Execution Level	
Diagnostic Function Dispatching	
System Errors	
· · · · · · · · · · · · · · · · · · ·	
AIB Diagnostic Operation	
Execution Module Construction	
Static Storage Assignment	
Entry Interface	
Stage Operation	
Initialization	
Assignment of Diagnostic Functions to Stages	
Use of System Resources	
Messages	
Development Programming Considerations	
Diagnostic Control Interfaces	
Global Data Area	
Interrupt Counter Table	
Fault Counter Table and Trace Area	
Diagnostic Vector Table	
Global Data Structures	9-20
Global Data Area	9-20
System Unit Command Buffer	9-22
Message Return Buffer	9-23
Interface Macro	
J_CALL System Service Procedure Execution	9-24
System Service Procedure Coding Examples	
Wait for Hardware-Generated Interrupt (J_NOWAIT)	9-25
Wait for Input with No ECB (J_WAIT)	
Canceling an Outstanding Event (J_ENDWAIT)	
Start/Stop Asynchronous Time Interval Using Timer 2	
(J_INTERVAL/J_ENDWAIT)	9-26
Synchronous Interval Wait (J_INTERVAL)	
Allocate Storage (J_ALLOC)	9-26
Capture and Return First-Level Interrupt Vector (J_VECTOR)	9-26
Capture and Return First-Level Fault Vector (J_VECTOR)	9-26
Define Second-Level Interrupt Handler (J_NOWAIT)	
Send Question to the System Unit (J_SEND)	
Format and Send Question to System Unit, Wait for Response	3-21
(J_DISPLAY)	9-28
Model Diagnostic Flow Example	
inione piagnostic flow example	9-28
Chanter 10 AIR Physical Characteristics	10_1

Appendix A. Design Workbook for Generic CFE Device	A-1
I/O Definition for the Generic CFE Device	A-1
Signal Descriptions	A-2
Block Diagram for the CFE Bus Interface Logic	A-6
Reset Debounce Description	A-7
Slave State Machine Description	A-8
Master State Machine Description	A-20

## Tables

1-1.	Micro Channel Interface Chip Bus Master Performance (in MB/sec)	. 1-6
1-2.	System Bus Interface Chip Bus Master Performance (in MB/sec)	. 1-7
3-1.	IBM ARTIC960 Co-Processor Platform Address Map as Viewed by	
	80960	. 3-3
3-2.	IBM ARTIC960 Co-Processor Platform CFE Address Map as Viewed	
	by an AIB	
3-3.	Supported PCI Bus Commands	
3-4.	Burst/Non-Burst Address Map	
4-1.	Local Bus Interface Signals	
4-2.	Miscellaneous AIB Interface Signals	
4-3.	AIB ROM Bus Interface Signals	
4-4.	AIB Connector Pin Assignments	
5-1.	ROM Bus Read Timings	
5-2.	ROM Bus Write Timings	. 5-1
6-1.	Local Bus Ownership Termination (number of transfers)	
7-1.	Current Usage by Base Adapter	. 7-3
8-1.	AIB Identification (ID) Word	
8-2.	AIB ROM Processor IDs	. 8-5
8-3.	ROM Usage of Lower 1MB of Packet Memory	8-11
8-4.	Rom_Table Structure	8-11
8-5.	MEM Structure	8-14
8-6.	IO Structure	8-14
8-7.	SUCommands Structure	8-15
8-8.	RIC_Except Structure	8-15
8-9.	RIC_RDTEntry Structure	8-17
8-10.	MCAT Structure	8-18
8-11.	Debug Structure	8-18
8-12.	BaseOptions Structure	8-19
8-13.	RomPostStatus Structure	
8-14.	Interrupt Table	8-21
8-15.	ROM Status Field Definition	8-27
8-16.	AIBStatus error codes (Errors detected by the base ROM)	8-28
9-1.	System Service Procedures	. 9-3
9-2.	Event Control Block (struct event)	. 9-4
9-3.	Allowable Event Numbers	. 9-4
9-4.	Time Management	. 9-6
9-5.	Region 2 Storage Map	. 9-7
9-6.	Display Messages	9-13
9-7.	System Messages	9-13
9-8.	JDC Exclusive Messages	9-13
9-9.	Diagnostic Vector Table Assignments	9-19
A-1.	CFE Slave State Transition Diagram	A-9
A-2	CFF Master State Transition Diagram	A-21

## Figures

1-1.	IBM ARTIC960 Co-Processor Platform Block Diagram	. 1-2
2-1.	Interrupt Architecture	. 2-1
3-1.	AIB Address Mapping Example	. 3-5
3-2.	Shared Memory Windows	. 3-8
3-3.	AIB Register Reprogrammable Regions	3-10
3-4.	AIB Memory Reprogrammable Regions	3-10
5-1.	ROM Bus Read Cycle-Non-Burst, Non-Pipelined Read with Wait	
	States	. 5-2
5-2.	ROM Bus Write Cycle-Non-Burst, Non-Pipelined Write with Wait	
	States	. 5-2
6-1.	ARTIC960 Block Diagram	. 6-1
6-2.	Single 32-Bit Write Transfer with Zero Wait States	. 6-3
6-3.	Single 32-Bit Transfer with Data Pacing, Timing Diagram	. 6-5
6-4.	32-Bit Burst Write with Zero Wait States, Timing Diagram	. 6-6
6-5.	32-Bit Burst Write with Data Pacing	. 6-7
6-6.	Local Bus Ownership	. 6-8
6-7.	Deferred Start	. 6-8
6-8.	Early Indication of Termination	. 6-9
6-9.	Preemption of -L_REQ2 ownership by -L_REQ1	6-10
S-10.	Driver Enable Timing (1)	6-17
S-11.	Driver Enable Timing (2)	6-18
S-12.	Signal Timings	
7-1.	Micro Channel -CMDRSTOUT Timing	. 7-4
7-2.	PCI -CMDRSTOUT Timing	
8-1.	AIB ROM Signature Block	
8-2.	AIB ID Example – AIB ID = 12345678 (Hex)	. 8-4
8-3.	AIB ROM Processor Binding Block (common header)	. 8-5
8-4.	AIB ROM 80960 Processor Binding Block	. 8-6
8-5.	AIB ROM VPD Structure	. 8-8
8-6.	Base and AIB ROM VPD Block	8-17
8-7.	ROM Status Field Diagram	8-26
0-1.	Type 3 AIB Dimensions (Component Side) with I/O Window	10-2
0-2.	PCI AIB Dimensions (Component Side)	10-2
0-3.	Type 3 AIB Component Height Restrictions	10-3
0-4.	AIB for PCI Only Height Restrictions	10-4
0-5.	AIB Connector	10-5
A-1.	CFE Bus Interface Diagram	A-1
A-2.	CFE Bus Interface Block Diagram	A-6
A-3.	Reset Debounce State Diagram	A-7
A-4.	CFE Slave State Diagram	A-8
A-5.	Slave Read Timings with No Wait States	A-10
A-6.	Slave Read Timings with One Wait State	A-11
A-7.	Slave Write Timings with No Wait State	A-12
A-8.	Slave Timings for a Back-to-Back Single Write and Read Operation	A-13
A-9.	Slave Timings where an EXCEPTION Is Detected	A-14
\-10.	Slave Timings where an Error Is Detected	
\-11.	Slave Idle State	A-16
\-12.	Slave Selection State	A-16
١-13.	Slave Read States	A-17
\-14.	Slave Write States	A-18

A-15.	Slave Clean Up, Error, Exit States	A-19
A-16.	CFE Master State Diagram	A-20
A-17.	Bus Master Write Timings with No Wait States	A-22
A-18.	Bus Master Write Timings with One Wait State on the First Transfer	A-23
A-19.	Bus Master Read Timings with No Wait States	A-24
A-20.	Bus Master Back-to-Back Read and Write Cycle	A-25
A-21.	Bus Master Cycle with an EXCEPTION Detected	A-26
A-22.	Bus Master Idle and Arbitration State	A-27
A-23.	Bus Master Address Strobe and Selection States	A-27
A-24.	Bus Master Read State	A-28
A-25.	Bus Master Write State	A-28
A-26.	Bus Master Clean Up State	A-29
A-27.	Bus Master Driver Disable State	A-29

## **Notices**

References in this publication to IBM products, programs, or services do not imply that IBM intends to make these available in all countries in which IBM operates. Any reference to an IBM product, program, or service is not intended to state or imply that only IBM's product, program, or service can be used. Any functionally equivalent product, program, or service that does not infringe any of IBM's intellectual property rights or other legally protectible rights can be used instead of the IBM product, program, or service. Evaluation and verification of operation in conjunction with other products, except those expressly designated by IBM, are the user's responsibility.

IBM may have patents or pending patent applications covering subject matter in this document. The furnishing of this document does not give you any license to these patents. You can send license inquiries, in writing, to:

IBM Director of Commercial Relations IBM Corporation Purchase, NY 10577

## **Trademarks and Service Marks**

The following terms are trademarks of the IBM Corporation in the United States or other countries, or both:

IBM Micro Channel
PS/2 Personal System/2
OS/2 Operating System/2
AIX RISC System/6000

Other company, product, and service names may be trademarks or service marks of others.

## **About This Book**

This publication is intended for use by developers of application interface boards (AIBs) that attach to IBM ARTIC960 and ARTIC960 PCI Co-Processor Platforms. It contains specifications and other technical information that must be adhered to when developing new AIBs. This information provides the hardware and the software developer with AIB design requirements and a collection of productivity tools to aid in developing an AIB.

**Note:** Unless noted otherwise, *ARTIC960 Co-Processor Platform* is used to denote both the ARTIC960 and ARTIC960 PCI co-processor adapters.

The objectives of this publication are to:

- Describe the necessary components of the AIB.
- Describe the "Common Front End" (CFE) that must be designed into the AIB, including the function of its required components.
- Describe the ROM Bus that must be designed into the AIB.
- Explain the ROM interface and the AIB ROM requirements.
- Describe the interaction of the AIB and the IBM ARTIC960 Co-Processor Platform.
- Provide other descriptions and data related to the AIB configuration, component layout, circuitry, functions, hardware interfaces, and programming considerations.

#### **Audience**

The information in this publication is both introductory and for reference use. It is intended for hardware and software designers, programmers, engineers, and anyone with a knowledge of electronics and/or programming who wishes to understand the use and the operation of the AIB.

It is assumed the reader is familiar with the IBM ARTIC960 Co-Processor Platform, as well as the computer system in which it is installed, the applications in use, and programming. Therefore, terminology is not explained in this book, except for terms that may have different meanings.

**Note:** Detailed programming information for the co-processor platform can be found in the *IBM ARTIC960 Co-Processor Platforms Programmer's Guide and Reference.* 

## **Organization**


The information contained in this publication is organized as follows:

- Chapter 1. IBM ARTIC960 Co-Processor Platform Components provides an overview of the IBM ARTIC960 Co-Processor Platform and its subsystems. The subsystems include the Microprocessor, Read Only Memory (ROM), Memory Controller, System Bus Interface.
- Chapter 2. Co-Processor Platform Interrupt Controller Subsystem contains an overview of the IBM ARTIC960 Co-Processor Platform interrupt structure and the interrupt controller chip.
- Chapter 3. AIB Architecture describes the IBM ARTIC960 Co-Processor Platform address mapping and how the AIB maps into the base architecture.
- Chapter 4. AIB Interface describes the AIB interface signal set, including the connector pinout.
- Chapter 5. ROM Bus Timings describes the timing for reading and writing the ROM bus.
- Chapter 6. Common Front End (CFE) covers the CFE bus timings and the CFE design recommendations.
- Chapter 7. AIB Hardware Design Application Notes contains design hints and recommendations for the hardware designer.
- Chapter 8. AIB ROM provides a detailed discussion of the AIB ROM requirements, the AIB/Base ROM interface, the ROM table, and the error reporting mechanisms.
- Chapter 9. AIB Diagnostics describes how to obtain assistance developing AIB diagnostic routines.
- Chapter 10. AIB Physical Characteristics identifies the component height restrictions of the AIB, and illustrates the hole pattern and dimensions of the AIB connector.
- Appendix A. Design Workbook for Generic CFE Devices presents generic full-function CFE control state machines.

## **Conventions and Symbols**

The Conventions and symbols used in this publication are as follows:

- · All counts in this document are assumed to start at zero.
- All bit numbering conforms to the industry standard of the most significant bit having the highest bit number. Bytes are numbered in descending order from right to left, which results in the most significant byte of a word having the highest address.



- All numeric parameters and command line options are assumed to be decimal values unless otherwise noted.
- To pass a hexadecimal value for any numeric parameter, the parameter should be prefixed by 0x or 0X. The numeric parameters 16, 0x10, and 0X10 are all equivalent.
- All representations of bytes, words and double words are in the Intel(C) format.

## **Timing Diagram Notations**

The following abbreviations/symbols are used in the timing sections of this manual:

1 Rising edge of PCLK Steady state either high or low Transition state Tri-state going to transition state

## IBM ARTIC960 Co-Processor Platform Developer's Kit — Content

The Developer's Kit is a set of publications and programs designed to help ARTIC960 AIB software developers develop for the ARTIC960 platform. The following items make up the Developer's Kit:

- IBM ARTIC960 Co-Processor Platform Hardware Technical Reference presents technical details of the adapter's system, options, and hardware interfaces. It provides descriptions and data related to the card configuration, functions, hardware interfaces, and programming considerations.
- IBM ARTIC960 Co-Processor Platforms Programmer's Guide and Reference provides an overview of both the adapter kernel support and the operating system support. It also describes the associated processes and utilities, as well as each of the services provided by the system unit support and the adapter kernel support.
- IBM ARTIC960 Co-Processor Platform Application Interface Board Developer's Guide provides the hardware and the software developer with AIB design requirements, and a collection of productivity tools to aid in the development of an AIB.
- A set of operating system packages, each containing sample programs and utilities to support the development of system unit and adapter applications. These packages are to be used with the IBM ARTIC960 Co-Processor Platforms Programmer's Guide and the IBM ARTIC960 Co-Processor Platform Application Interface Board Developer's Guide.

You can obtain these publications in PostScript format from the World Wide Web (WWW) at:

http://wwprodsoln.bocaraton.ibm.com/artic/

If you do not have access to the WWW, or you cannot print PostScript files, you can obtain these publications from the no-fee Developer's Assistant Program (DAP), which also provides technical question-and-answer (Q&A) services supported by telephone and E-mail, as explained under "Developer's Assistance Program."

## **Developer's Assistance Program**

• In addition to the Developer's Kit, further programming and hardware development assistance is provided by the IBM ARTIC960 Developer's Assistance Program (DAP). The DAP will provide, via phone and electronic communications, on-going technical support—such as sample programs, debug assistance, and access to the latest microcode upgrades.

For more information or to activate your *free* IBM ARTIC960 DAP membership, call 1-800-IBM-3333 and ask for ARTIC 160. In Canada, call 1-800-465-1234. On E-mail, specify artic@vnet.ibm.com.

#### **Reference Publications**

You may need to use one or more of the following publications for reference:

- Operating and Installation documentation provided with your computer system.
- IBM Operating System/2 documentation.
- IBM Advanced Interactive Executive documentation.
- IBM ARTIC960 Co-Processor Platform Guide to Operations IBM ARTIC960 PCI Co-Processor Platform Guide to Operations. These manuals contain a description of the appropriate co-processor platform, instructions for physically installing the adapter, procedures for installing and setting up the operating system, configuration information, parts listings, and a Symptom-to-FRU Index Supplement.
- IBM Application Interface Board Supplement(s) to the Guide to Operations for the IBM ARTIC960 Co-Processor Platform and ARTIC960 PCI Co-Processor Platform.
  - Each Supplement contains a description of an IBM-developed AIB, instructions for installing the AIB, interface connector information, and interface cable details.
- IBM Application Interface Board Hardware Maintenance Libraries. Each AIB Library contains one or more wrap plugs that are used during diagnostic testing to wrap selected interface lines of an IBM-developed AIB and the associated Interface Cable. Also included are removal and replacement procedures for field-replaceable units (FRUs), parts listings, and a Symptom-to-FRU Index Supplement. Most AIB Libraries include a diagnostic diskette that is used to isolate a symptom to a failing FRU.

# **Chapter 1. IBM ARTIC960 Co-Processor Platform Components**

This chapter briefly describes the co-processor platform hardware. It begins with a high-level overview and then explains the functions of the individual components.

The following terms are used throughout this manual:

AIB Application Interface Board. This board attaches to the co-processor platform through the AIB Connector. This board also can be referred to as the daughter card.

#### **AIB Interrupts**

These are the interrupts from the AIB that go to the co-processor platform's interrupt controller.

#### **Base Card**

This is the IBM ARTIC960 Co-Processor Platform.

#### **CFE Local Bus**

This is the bus connecting the ARTIC 32-bit Memory Controller Chip, the System Bus Interface Chip, and the AIB connector. This bus supports the Common Front End 32-bit signal set.

**PCI** Peripheral component interconnect.

#### System Bus Interface Chip (SBIC)

There are two versions of the System Bus Interface Chip. One supports Micro Channel applications; the other supports PCI bus applications. Where possible, *System Bus Interface Chip* is used, and specific differences between Micro Channel and PCI applications are noted.

## **Functional Block Diagram**




Figure 1-1. IBM ARTIC960 Co-Processor Platform Block Diagram

### **Microprocessor**

The Intel 80960C-Series processor is used on the co-processor platform. Earlier co-processor platforms use the CA version and later platforms use the CF version.

The Intel 80960C-Series processor provides the following:

- Operation at 25MHz
- CMOS technology
- Approximately 7 to 10 MIPS, based on instruction mix
- 1KB/4KB, on-chip, two-way set associative instruction cache
- 1KB, on-chip, high-speed SRAM
- Vectored interrupt support
- High bandwidth, 16-byte bursting bus

The 80960 has access to memory, the local CFE bus, and the ROM bus. The AIB can be accessed by the 80960, through the CFE bus or the ROM bus.

## **Memory**

Both DRAM and ROM memory are supported on the co-processor platform. Since the entire address space of the 80960 is memory mapped, all registers appear as memory.

## **Dynamic Random Access Memory (DRAM)**

The co-processor platform can be configured with either one or two DRAM banks. The execution/packet memory is the default memory bank. The granularity of this memory is 1, 2, 4, 8, 16, or 32 megabytes (MB). The co-processor platform also supports an optional execution-only (instruction memory) DRAM bank for those applications requiring higher I/O throughput and/or processing bandwidth. This memory can have granularities of 1 or 4MB. The starting address for packet memory is 512MB (2000 0000h), and the starting address for instruction memory is 544MB (2200 0000h). This information is stored in the memory configuration register. All DRAM memory on the adapter is Error Correction Code (ECC) protected. Single-bit errors are corrected and can be counted under program control, while double-bit errors are detected and reported as a non-maskable interrupt (NMI) back to the 80960. Random access cycle time to the DRAM is 200 nanoseconds (ns) and page mode cycle time is 80 ns.

**Note:** Both the Micro Channel and PCI platforms require that packet memory be installed. The minimum size is software dependant and also may depend on available technology.

## **Base Read-Only Memory (ROM)**

The co-processor platform supports a minimum of 128KB of Base ROM. This memory contains the 80960 initialization, power on self test (POST) for the ARTIC960 adapter, and provides for an interface to the AIB ROM for execution of AIB POST and AIB initialization. The base ROM contains the VPD (Vital Product Data) information about the ARTIC960 adapter including the adapter serial number, and provides a mechanism for the AIB to supply its VPD information.

The Base ROM has a bootstrap loader that supports a basic system unit interface for loading and executing a control program on the adapter.

The ROM used on the co-processor platform is a flash memory, which can be erased and/or written while on the adapter. To prevent accidental erasure, the co-processor platform implements a protection scheme which requires a write enable bit to be set. Once this is done, the ROM can be written.

On the IBM ARTIC960 PCI Co-Processor Platform, additional protection is provided by the use of a jumper.

#### Serial EPROM

The IBM ARTIC960 PCI Co-Processor Platform supports the use of a serial EPROM (erasable programmable read-only memory) to supply the PCI system with configuration data. This data is programmed prior to being installed on the base card, at the time of manufacture; it cannot be erased or programmed after this time.

## **Memory Controller Chip Application-Specific Integrated Circuit (ASIC)**

The ARTIC 32-bit Memory Controller Chip Application-Specific Integrated Circuit (ASIC) is a VLSI device that provides the interface between an Intel 80960C series processor, a local CFE bus, and two memories. The highest performance will be achieved when the 80960 executable code, data structures, and so forth, are in instruction memory and the local bus masters are transferring data (communications packets) to and from packet memory.

The ARTIC 32-bit Memory Controller Chip ASIC provides the following:

- 0.8u (actual) Semi-Custom Array
- 2 independent DRAM controllers (up to 32MB each)
- 80960CA interface
- 32-bit CFE local bus interface
- Simultaneous data transfers between 80960 and one memory, local bus master to other memory
- Supports 3-1-1-1 memory reads, 2-1-1-1 writes
- Flow-through ECC for both DRAMs (no delay to correct an error)
- memory protection unit
- · local bus arbiter
- 5 timers
- Asynchronous serial data port
- Operation at 25MHz
- 250 signals on a 15mm image in a 304 lead flat pack
- 5 Volt ± 10% operation

#### **Performance**

On the Intel 80960CA bus, the chip will support 3-1-1-1-0 cycles (36MB) to either memory. Up to 4-word bursts (quad word aligned) will be supported. The Memory Controller Chip will also support 3-1-1-1 reads (2-1-1-1-1 writes) from the local bus to packet memory (4-1-1-1 to instruction memory). However, the local bus may burst more than four words. This translates to:

- 33 MB for 4-word bursts
- 40 MB for 8-word bursts
- 44 MB for 16-word bursts

## **Memory Protection**

The Memory Controller Chip allows for protection of the entire 80960 4GB address space. The protection scheme breaks the 80960 address space into 4 sections:

- 1. Low Memory (LOWMEM) accesses from 00000000h to 1FEFFFFh
- 2. Upper Memory (UPMEM) accesses from 80000000h to FFFFFFFh
- 3. Ram and I/O (RAMIO) accesses to DRAM and 1FFxxxxxh
- 4. Local Bus (LBMEM) accesses from 20000000h to 7FFFFFFh

Limited protection for System Bus Interface Chip accesses also has been provided.

## **System Bus Interface Chip**

The following sections show the differences between the two versions of the System Bus Interface Chip. "Micro Channel Interface Chip Application-Specific Integrated Circuit (ASIC)" describes the Micro Channel features of the chip. "PCI System Bus Interface Chip" on page 1-6 describes the PCI features of the chip.

## Micro Channel Interface Chip Application-Specific Integrated Circuit (ASIC)

The major functions of the ARTIC 32-bit Micro Channel Interface Chip are as follows.

- Two Bus Master channels, addressable from the local bus
- One 128-byte intermediate data buffer per channel
- · Linked List Chaining support for auto-initialization of either channel
- Support of Micro Channel basic transfers as master and slave
- Support of 64-bit, 100 ns streaming data as master and slave
- Slave write buffer (192 bytes) for better Micro Channel utilization
- Slave prefetch read buffer (32 bytes) for better Micro Channel utilization
- Hardware support for Appended I/O operations
- Hardware support for SCB Locate and Move mode
- Support of access to resident memory as both I/O and shared memory window
- Micro Channel data and address parity support
- Support for Micro Channel interrupts and error reporting
- Directly attachable to Micro Channel with 24 mA off-chip drivers
- I/O Mapping for testing of In-Circuit connections

The Micro Channel Interface Chip provides a Micro Channel slave interface, supporting 100 ns streaming data through posted memory writes and prefetched memory reads. Micro Channel Bus Masters access slave resident memory on the Local Bus through a Micro Channel shared memory window.

The Micro Channel host accesses the Local Bus through the shared memory window or through a Micro Channel I/O location.

The Micro Channel Bus Master interface consists of two Bus Master channels addressable from the Local Bus. Each channel utilizes a 128-byte intermediate buffer between resident memory and the Micro Channel. Buffering of data allows the Bus Master channel to sustain 100-ns streaming data on the Micro Channel.

#### **Performance**

The Micro Channel Interface Chip interfaces a high-speed, 80MB/sec Micro Channel interface to a high-speed Local Bus. This Local Bus is based on a 25 MHz 80960 processor bus, and has a maximum theoretical bandwidth of 100MB. Data rates achieved by the Micro Channel Interface Chip on the Local Bus are dependent on size of the transfer and speed of the Local Bus slave. Assuming a 64-byte burst to a zero wait state slave, the data rate is 84MB/sec. For memory or slaves requiring wait states, the data rate may be much lower.

The data rate sustained on the Micro Channel also is dependent on the speed of the Local Bus slave. With the intermediate data buffering provided internal to the Micro Channel Interface Chip, 80MB/sec can be sustained for an absolute minimum of 128 bytes.

The following table shows the maximum throughput between the Local Bus and the Micro Channel for Bus Master accesses, assuming 40 or 80MB/sec streaming data on the Micro Channel, and 50MB/sec (1 wait state) or 100MB/sec (0 wait state) Local Bus accesses.

Table 1-1. Micro Channel Interface Chip Bus Master Performance (in MB/sec)		
Micro Channel Speed	Local Bus Speed	Max Throughput
40	50	32
80	50	41
40	100	40
80	100	55

## **PCI System Bus Interface Chip**

The major functions of the PCI System Bus Interface Chip are as follows.

- Operationally compatible with the Micro Channel System Bus Interface Chip
- Two Bus Master channels, addressable from the CFE Local Bus
- One 128-byte intermediate data buffer per channel
- Support for Posting Status from each Bus Master Channel
- Linked List Chaining support for auto-initialization of either channel
- Slave write buffer (128 bytes) for PCI Posted Write Operation
- Slave prefetch read buffer (128 bytes) for PCI Delayed Read Operation
- · Master and Slave Support of PCI Bus Commands
- Hardware support for SCB Locate and Move mode
- Support of access to the CFE Local Bus address space from both PCI I/O and memory address spaces
- PCI data and address parity support
- Support for PCI interrupts and error reporting
- · Directly attachable to PCI
- JTAG for testing of In-Circuit connections

The PCI System Bus Interface Chip provides a PCI target interface, supporting posted memory writes and delayed/prefetched memory reads to the CFE Local Bus address space. These accesses are mapped to a memory window on the PCI bus. A PCI master, or initiator, can access CFE Local Bus address space through this PCI slave interface. The PCI host accesses the CFE Local Bus through this memory window or through a PCI I/O location known as the Memory Data (MDATA) port. The PCI slave interface also supports a register space, mapped to both memory and I/O space on the PCI Bus.

The PCI Bus Master interface consists of two DMA, or Bus Master channels, addressable from the CFE Local Bus, or indirectly from the PCI Bus through the MDATA port. The term *Bus Master Channel* refers to these two DMA channels' interface to the PCI System Bus Interface Chip. Each channel uses a 128-byte intermediate buffer between the CFE Local Bus and the PCI Bus.

#### **Performance**

The PCI System Bus Interface Chip interfaces a synchronous, 132 MB/sec PCI interface to a high-speed local bus, known as the CFE Local Bus. The CFE Local Bus operates at 25 MHz. At 25 MHz, this bus has a *maximum* theoretical bandwidth of 100 MB/sec. Data rates achieved by the PCI System Bus Interface Chip on the CFE Local Bus are dependent on the size of the transfer and the speed of the CFE Local Bus slave. (A CFE Local Bus slave is defined as a device on the CFE Local Bus selected during the address phase of a CFE transfer). For CFE slaves requiring wait states, the data rate may be much lower.

The data rate sustained on the PCI also is dependent on the speed of the CFE Local Bus slave. With the intermediate data buffering provided internally to the PCI System Bus Interface Chip, 132 MB/sec can be sustained for an absolute minimum of 128 bytes.

The following table shows the maximum throughput between the CFE Local Bus and the PCI Bus for DMA Bus Master channel accesses. Note that the PCI System Bus Interface Chip is capable of sustaining the Maximum Burst Rate on both busses.

Table 1-2. System Bus Interface Chip Bus Master Performance (in MB/sec)		
CFE Local Bus Speed (MHz, ws)	Throughput (MB/sec)	
25,0	100	
25,1	50	

# Chapter 2. Co-Processor Platform Interrupt Controller Subsystem

The IBM ARTIC960 Co-Processor Platform has an FPGA that functions as the adapter's interrupt control subsystem. The general features of the interrupt controller subsystem are as follows:

- 4 encoded interrupt inputs from the System Bus Interface Chip
- 4 encoded interrupt inputs from the Memory Controller Chip
- support for both vectoring and non-vectoring AIB devices

The co-processor platform supports 80960 expanded mode interrupting. An 8-bit interrupt vector bus is provided to directly attach to the 80960. The co-processor platform interrupt controller takes the interrupt inputs and translates these into interrupt vectors that it places on the interrupt bus for interpretation by the 80960. The System Bus Interface Chip and the Memory Controller Chip will provide 4 encoded bits to the interrupt controller, which are translated into an interrupt vector. In Direct mode, the AIB will provide 8 separate bits, which the interrupt controller will translate into an interrupt vector. The AIB can use any combination of these 8 bits.

Figure 2-1 shows the interrupt flow on the co-processor platform.




Figure 2-1. Interrupt Architecture

Support also is provided to allow AIB devices to supply the 80960 directly with an interrupt vector. This is a programmable option, and is referred to as vectored mode. The interrupt controller prioritizes the interrupts that these devices generate. The priority is fixed, with *single-bit ECC error* being the lowest and the *NMI sources* being the highest.

Interrupt inputs are not latched by the interrupt controller. The output of the interrupt controller to the 80960 interrupt bus reflects the value of the highest priority input active.

© Copyright IBM Corp. 1993, 1996 **2-1** 

The structure and format of the Interrupt table, the vectors used by the base card and those dedicated for AIB use, are documented in "IBM ARTIC960 Co-Processor Platform Interrupt Table" on page 8-20.

## **Programmable Options**

AIB configuration of the interrupt controller FPGA chip is required before the base card will recognize AIB interrupts. The AIB Initialization or POST code in the AIB ROM should set the AIB interrupt mode and enable interrupts.

## **Enable/Detect Register (EDR)**

The EDR is used to select the AIB interrupt mode, which can be vectored or direct. Other bits in this register are used to indicate the presence of an AIB, and to control a light-emitting diode (LED).

### **Register Format**

7

(80960 ADDRESS = 0A000004h) r/w (8-Bit Access Only)2 4 3 INT DCD VCT/ LED Reserved EN |DET|-DIR|EN

- Bit 7-4. Reserved.
- Bit 3. AIB INTERRUPT ENABLE. This bit is used to enable or disable interrupts from the AIB. When this bit is set to 1, interrupts are enabled. When this bit is set to 0, interrupts are disabled.
- Bit 2. AIB Detect. This bit indicates whether or not an AIB is connected to the co-processor platform. If this bit reads 1, an AIB is present.
- Bit 1. VCT/-DIR (VECTOR/-DIRECT). This bit selects the daughter card interrupt mode. When this bit is set to 1, the AIB provides an 8-bit, 80960 interrupt vector. This vector is passed through the interrupt controller to the processor. When this bit is set to 0, then each one of the 8 bits from the AIB is treated as a separate interrupt. The following figure shows the vectors associated with the eight AIB interrupt lines, when this bit is 0.

Interrupt #	Vec dec	tor hex
7	219	DB
6	218	DA
5	217	D9
4	216	D8
3	75	4B
2	74	4A
1	73	49
0	72	48

• Bit 0. LED enable. This bit is set to 1 to enable an external LED, and reset to 0 to disable the LED.

#### **Reset Conditions**

```
Base ROM INITIALIZATION : uuuu n-n1 - = Read Only
(prior to AIB Init/POST) n = set by the AIB
```

## Chapter 3. AIB Architecture

AIBs must conform to certain hardware and software specifications to enable reliable operation on the IBM ARTIC960 Co-Processor Platforms.

From a *hardware* perspective, the AIB must conform to the general AIB raw card form factor shown in this document. That is, the basic dimensions for the AIB, location of mounting holes, and AIB connector type must be used when developing an AIB. AIBs that adhere to the "Type-3" dimensions and are assembled with removable brackets and shields can be used on either the IBM ARTIC960 Co-Processor Platform (Micro Channel) or the IBM ARTIC960 PCI Co-Processor Platform. AIBs can be developed with dimensions larger than Type 3 in two instances. If the developer's host system (Micro Channel) supports taller adapter cards, the AIB can grow above the AIB connector. If the AIB is to be used only on the IBM ARTIC960 PCI Co-Processor Platform, it can grow below the AIB connector. See Chapter 10, "AIB Physical Characteristics" for details.

An AIB must also provide proper loading and termination of all AIB interface signals as specified by this document. AIBs must meet the AIB signal timings as specified in this manual. All AIBs are required to support AIB ROM.

From a *software* perspective, the AIB must support the minimum AIB ROM requirements as outlined by this manual. An AIB ROM must support the AIB\_ROM\_ANCHOR structure, and additionally can contain: AIB Post code, AIB initialization code, system unit BIOS executable code, and VPD.

Locating the AIB in the proper address regions as outlined by this manual is required to ensure operation with the IBM ARTIC960 Co-Processor Platforms software products (Kernel, Device Driver, and so forth).

A section regarding the IBM ARTIC960 Co-Processor Platforms diagnostics interface for AIBs outlines the necessary software components required to support an integrated adapter and AIB diagnostics strategy.

## **AIB Address Mapping**

The AIB resides on both the CFE Local bus and the ROM bus. The 80960 can access the AIB on both the CFE bus and the ROM bus. The System Bus Interface Chip (SBIC) can access the AIB on the CFE bus. The AIB, as a CFE bus master, can access IBM ARTIC960 Co-Processor Platforms DRAM memory, as well as the Memory Controller Chip and SBIC CFE register sets. In fact, the AIB as a CFE bus master is capable of accessing any entity that resides on the CFE bus. Likewise, the SBIC has access to the entire CFE address space.

The following sections describe the address regions available on both the CFE and ROM buses that are available for AIB use, and the operation of the 80960 and SBIC when accessing these regions.

## 80960 Address Space

The 80960 microprocessor defines sixteen, 256MB address regions in its 4GB address space. The 80960 accesses to these regions are configurable as to the number of wait states, READY used to pace a transfer, and whether an access to the region is burst or non-burst, pipelined or non-pipelined. The regions are numbered 0 to 15; region 0 is defined as addresses from 0000 0000h to 0FFF FFFFh and region 15 is F000 0000h to FFFF FFFFh. The adapter's Base ROM initializes these regions through the MCON registers in the 80960.

#### **Programming Considerations**

ARTIC960 co-processor adapters EC level E32319 or later, and all ARTIC960 PCI co-processor adapters, provide hardware support for 80960CF data caching. Since the two adapters implement the caching scheme differently, memory region overlays are different on these adapters, except in both cases, region 10 will overlap region 2. This allows the Memory Controller Chip (region 2) to be accessed starting at address A000 0000h, where the data cache can be enabled. The 80960 must always be configured to the following for proper operation of the adapter.

#### For IBM ARTIC960 prior to EC level E32319:

- READY must be disabled for regions 0, and 8 through 15.
- BURST must be disabled for regions 0, 1, and 3 through 15.
- PIPELINE must be disabled for regions 0 through 15.

#### For IBM ARTIC960 EC level E32319 or later:

- READY must be disabled for regions 0, 4 through 8, and 12 through 15.
- BURST must be disabled for regions 0, 1, 3 through 9, and 11 through 15.
- PIPELINE must be disabled for regions 0 through 15.

#### For IBM ARTIC960 PCI:

- READY must be disabled for regions 0, 8, and 12 through 15.
- BURST must be disabled for regions 0, 1, 3 through 9, and 11 through 15.
- PIPELINE must be disabled for regions 0 through 15.

#### Notes:

- 1. Regions 0 and 15 on all IBM ARTIC960 and ARTIC960 PCI adapters, and region 8 on the IBM ARTIC960 PCI adapter, are 8-bit-wide (byte) bus regions programmed to 6 wait states from address to data, and 1 wait state for data to next address (recovery). The Base ROM and AIB ROM are located in these regions. All other Regions should be programmed to 0 wait states.
- 2. Although BURST is enabled in region 2, bursting is only supported to DRAM. Bursting from the 80960 is not supported to the CFE bus in any region.

The following address map defines the 80960 address space for the IBM ARTIC960 Co-Processor Platform. Within the 80960 address space, regions 1 to 7 (addresses 1000 0000h to 7FFF FFFFh) directly map onto the CFE local bus. 80960 access to all other regions do not appear on the CFE local bus. DRAM and the Memory Controller Chip registers are shared resources between the 80960 and the CFE local bus. Accesses to these shared resources do not cause cycles to appear on the CFE local bus.

From	То	Mapping	Description
00000000	09FFFFEF	-	Reserved
09FFFFF0	0BFFFFF	-	Base Card I/O
0C000000	0DFFFFF	-	AIB ROM Area (AIB ROM Chip Select Active)
0E000000	0FFFFFF	-	Base ROM Area
10000000	1FEFFFFF	CFE	Reserved
1FF00000	1FF9FFFF	CFE	AIB Register Area (Non-Burst CFE)
1FFA0000	1FFAFFFF	CFE	System Bus Interface Chip Register Set (Non-Burst CFE)
1FFB0000	1FFBFFFF	CFE	Memory Controller Chip Register Set (Non-Burst CFE)
1FFC0000	1FFFFFF	CFE	Reserved (Non-Burst CFE)
2000000	25FFFFF	CFE	IBM ARTIC960 Co-Processor Platform DRAM Area. In areas where DRAM is located, the 80960 accesses do not appear on the CFE bus, and the Memory Controller Chip responds to the memory access. Packet memory can be located from 20000000 up to 21FFFFFF, Instruction memory can be located from 22000000 up to 23FFFFF. All other addresses in this region are reserved.
26000000	2FFFFFF	CFE	AIB Memory Area
30000000	9FFFFFF	-	Reserved
A0000001	AFFFFFF	-	Reserved Burst RAM Area. In areas where DRAM is located, the 80960 accesses do not appear on the CFE bus, and the Memory Controller Chip responds to the memory access. Packet memory can be located from A0000000 up to A1FFFFFF. Instruction memory can be located from A2000000 up to A3FFFFFF. All other addresses in this region are reserved.
B0000000	FFFFEFF	-	Reserved
FFFFF00	FFFFF2F	-	Base ROM Area (80960 IBR)
FFFFFF30	FFFFFFF	_	Reserved

## **CFE Address Space**

The CFE address space is broken into two separate sections: the Non-Burst section (0000 0000h - 1FFF FFFFh) and the Burst section (2000 0000 - FFFF FFFF). Bursting on the CFE bus yields a significant throughput advantage over non-bursting. See Chapter 6, "Common Front End (CFE)" for information on Bursting and Non-Bursting. In general, an AIB should locate its register set in the Non-Burst section, and locate its memory or memory-like devices in the Burst section.

Two CFE address ranges, or groups of regions, have been defined for AIB usage in both the Burst and the Non-Burst AIB regions:

- AIB Non-Bursting range (1FF00000h 1FF9FFFh)
- AIB Bursting range (26000000h 2FFFFFFh)

The AIB should allow its address space to be programmable in each of these regions. See "Reprogrammable CFE Address Space for an AIB" on page 3-9 for more details on reprogramming the AIB address space.

All other address regions in CFE address space are reserved.

The following table describes the CFE address map.

Table 3-2. IBM ARTIC960 Co-Processor Platform CFE Address Map as Viewed by an AIB			
From	То	Access	Description
00000000	1FEFFFFF	Non-Burst	Reserved
1FF00000	1FF9FFFF	Non-Burst	AIB Register Area
1FFA0000	1FFAFFFF	Non-Burst	System Bus Interface Chip Register Set
1FFB0000	1FFBFFFF	Non-Burst	Memory Controller Chip Register Set
1FFC0000	1FFFFFFF	Non-Burst	Reserved
20000000	25FFFFF	Burst	IBM ARTIC960 Co-Processor Platform DRAM is located in this region
26000000	2FFFFFF	Burst	AIB Memory Area
30000000	FFFFFFF	Burst	Reserved

### Non-Bursting, I/O Range (1FF00000h – 1FF9FFFFh)

This range is a fixed range dedicated for AIB usage. In general, an AIB should locate its memory mapped registers in this range. Note that the Memory Controller Chip memory protection scheme provides the greatest protection over the RAMIO range, which begins at 1FFxxxxxh. It is suggested that an AIB locate its register set in this address range on 4-byte boundaries. This address range is non-bursting when being accessed by the System Bus Interface Chip. Prefetching is also disabled for System Bus slave read accesses through the HSBR/MDATA access mechanism.

## Bursting, Relocatable Range (26000000h – 2FFFFFFFh)

This address region above DRAM is available for AIB usage. In this region, the System Bus Interface Chip will burst, and the 80960 will not burst on the CFE bus. It is suggested that an AIB locate its memory or memory-like 32-bit devices in this range. It also is suggested that the devices in this range be located on an address boundary equal in size to the memory being located.

Within an AIB register set, it is suggested that relocation pointers be provided to allow an AIB to be relocated in the relocatable address region. For example, if an AIB has 1MB of burst contiguous memory, it may be desirable to map that memory as follows.




Figure 3-1. AIB Address Mapping Example

In the previous example, the AIB has its register set starting at base address 1FF00000h, and its 1MB of memory located at 26000000h. A pointer register for relocating the 1MB of memory would be located somewhere in the 1FF0 xxxx range. It is suggested that the AIB CFE devices have completely reprogrammable address spaces. Reprogrammable CFE devices are discussed in "Reprogrammable CFE Address Space for an AIB" on page 3-9. Note that it is not required to have the AIB address range relocatable.

## Micro Channel Access to the CFE Address Space

#### **Shared Memory Windows**

Two windows into the CFE address space are available on the Micro Channel through the Micro Channel Interface Chip. These windows allow the system unit or another Micro Channel bus master to access the CFE bus address space. The first window is 8KB or 16KB in size, and is mapped to the base of Packet memory on the adapter (CFE address 2000 0000h). The second memory window (full memory window) is set to 64MB when instruction memory is present (set to the size of Packet memory when instruction memory is not present) and also is located at the base of Packet memory (CFE address 2000 0000h). The Micro Channel addresses of these windows are configured during system unit setup by programming the Micro Channel Interface Chip POS registers. The starting location (base address) of both windows on the CFE bus is set by the base ROM during initialization of the IBM ARTIC960 Co-Processor Platform by programming the LBBAR (Local Bus Base Address Register) in the Micro Channel Interface Chip.

