# SN74ACT2160 8K × 4 2-WAY CACHE ADDRESS COMPARATOR/DATA RAM

A6

Α7

A8

A9

R 12

WR 13

10

GND

RESET

LRU-W N 11 D3365, JANUARY 1990-REVISED JUNE 1990

29 □

28 D2

24 □

22

21 ∏ BANK

27 D3

26 VCC 25

23 GND

PF


MATCH1

MATCH2

D1

FM PACKAGE (TOP VIEW)

8 4 8 8 4 8 8



- 2-Way Architecture Significantly Improves
- Implements LRU Replacement Allgorithm
- **Useful for Bus Watching**
- **On-Chip Parity Generator and Checker**
- Easily Expandable in Depth and Width
- Reliable Advanced CMOS Technology
- Fully TTL Compatible

# description

The SN74ACT2160 is a valuable building block for implementing fast two-way set associative caches. This device consists of two separate

8K x 5 RAMs for tag and parity storage, an 8K x 1 LRU RAM, two high-speed comparators, and the control circuitry necessary to give the designer the freedom to determine how this device will be used. The SN74ACT2160 also includes single-entry invalidation circuitry and parity generation and checking for ease of design and high system reliability.

The SN74ACT2160 is fabricated using advanced silicon-gate CMOS technology for high speed and simple interface with bipolar TTL circuits. By combining the SN74ACT2160 with programmable logic, a cache can be constructed that specifically addresses the individual system requirements. Significant reductions in cache memory component count, board area, and power dissipation can be achieved by using this device.

# direct-mapped versus two-way set associative caches

A cache memory is a small high-speed memory that is used to store a portion of the data found in the larger main memory to achieve optimum processor performance and to reduce main memory bus traffic. Since the cache memory is smaller than the main memory, only part of the address, the least significant bits referred to as the index, is used to address the cache memory. The most significant address bits, called the tag, are stored along with the cache data and are used to identify what data is stored in an indexed location. When the processor requests data, the index portion of the processor address points to a word of data in the cache-data RAM and to a tag in the cache tag RAM. If the upper portion of the processor address is equal to the stored tag, a cache hit is said to occur and the cached data can be immediately sent to the processor.

In a direct-mapped or one-way set associative cache, only one data word and tag exist in cache for each index. This means that when the processor requests data, only one cache memory location can contain the requested data. Also, if the requested data is not in the cache and the cache is updated, the data in the indexed cache memory location will be written over regardless of how recently it has been used.

In a two-way set associative cache, two data words and tags exist for each index. This means that the requested data can reside in one of two cache locations. When a miss occurs and the cache is updated, the least recently used data can be written over. As would be expected, studies have shown that the hit rate improves significantly when using a two-way cache design over a one-way or direct-mapped cache design. Through use of the 'ACT2160, the logic complexity and parts count usually associated with a two-way cache are greatly reduced.

This device is covered by U.S. Patents 4,831,625; 4,837,743; 4,858,182; 4,860,262; 4,884,270; and additional patents pending.

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change



Copyright @ 1990. Texas Instruments Incorporated

INFORMATION DVANCE

### address comparison

The 'ACT2160 compares the contents of the memory location addressed by A0-A12 with the address bits (or tag) applied at D0-D3. An equality is indicated by a high level on the MATCH1 or MATCH2 outputs. MATCH1 is high when the applied tag is equal to the stored tag in bank 1. MATCH2 is high when the applied tag is equal to the stored tag in bank 2.

# writing to the cache tag RAMs

The manual/auto  $(\overline{M}/A)$  input on the 'ACT2160 provides two methods of selecting which tag bank will be written to when the write input  $(\overline{W})$  is taken low. When  $\overline{M}/A$  is low, the bank select input (BSEL) selects the bank to be written to. BSEL low selects bank 1 and BSEL high selects bank 2. When  $\overline{M}/A$  is high, the least recently used (LRU) circuitry automatically selects the bank written to when  $\overline{W}$  is taken low.

### writing to the cache data RAMs

When a read or a write miss occurs and the cache is updated, the BANK output will indicate which bank the data should be written to. If BANK is low, bank 1 should be written to. If BANK is high, bank 2 should be written to. When writing a tag with  $\overline{M}/A$  low, the BANK output will not indicate which bank is being selected by the BSEL input. BANK is the output of the internal 8Kx 1 LRU RAM. When a write hit occurs, the match outputs will indicate which data bank to write to.

### LRU replacement circuitry

A concept commonly referred to in cache design is the property of locality. An aspect of the property of locality says that the information currently in use is likely to be used again soon. Based on this property, it is desirable to replace the information that has not been used recently when writing to cache. With a set size of two, this is easily done using one bit to indicate which of the two addressed locations is oldest or least recently used. The 'ACT2160 contains an 8K x 1 RAM and the necessary circuitry to implement the LRU replacement algorithm.

The  $\overline{M}/A$  input allows the user to choose between automatic LRU and manual replacement. When  $\overline{M}/A$  is high, the LRU RAM output selects which bank to write to. When the LRU bit for a given address is low, a write pulse will write D0-D3 to bank 1. When the LRU bit for a given address is high, a write pulse will write D0-D3 to bank 2. The LRU RAM is updated every time a write, a match (with LRU-W signal), or a word reset occurs.

When a write occurs with  $\overline{M}/A$  high, the addressed LRU bit is inverted and written back in so that the next write with  $\overline{M}/A$  high to that address will be to the other bank. When a write occurs with  $\overline{M}/A$  low, the bank is selected by the BSEL input and the addressed LRU bit is adjusted so that the next write to the same address with  $\overline{M}/A$  high will be to the other bank.

With a match output high indicating a match, the LRU RAM will also be updated when the LRU-W input is taken low. The logic level at each match output is fed back internally to the LRU circuitry. If MATCH1 or MATCH2 are high, the LRU-W input provides an LRU write timing signal that causes an internal LRU write pulse to be generated. With MATCH1 high, the LRU bit is set high so the next write to the same address with M/A high will be to bank 2. With MATCH2 high, the LRU bit is set low so the next write to the same address with M/A high will be to bank 1. When cascading these devices for wider address coverage, the MATCH1 outputs must be wire-ANDed together so an LRU write will not occur unless all MATCH1 outputs are high. In the same manner, the MATCH2 outputs (in width) must be tied together. When MATCH1 and MATCH2 are forced high during deselect, write, read, word reset, or reset, and LRU-W is taken low, a false LRU write will not occur.

### parity generation and checking

The 'ACT2160 contains parity generation and checking circuitry. When the  $\overline{\text{PE}}$  output goes low, a parity error exists in one of the two tag RAMs.

During a write cycle, address bits or data on D0-D3 plus generated odd parity are written into the 5-bit memory location in either bank 1 or bank 2 that is addressed by A0-A12. Also during write, a parity error may be forced for diagnostic purposes by holding the  $\overline{\mathbb{R}}$  input low. The addressed parity bits are included in the comparator



circuitry of the 'ACT2160 so if a parity error occurs, the corresponding match output will be forced low. The bank written to is selected automatically or manually via the BSEL input depending on the state of the  $\overline{M}/A$  input. The LRU bit is not parity protected. The BANK outputs of the 'ACT2160s that are cascaded in width could be externally exclusive ORed to provide protection for the LRU bits.

### operation as a data RAM

The 'ACT2160 can be used as a two-way 8K x 4 data RAM with parity generation and checking. By tying the manual/auto  $(\overline{M}/A)$  pin low, the BSEL input can be used to select which bank is being written to or read from. Through the use of the select pin, the 'ACT2160 can be cascaded for a deeper data RAM. Inputs  $\overline{WR}$  and LRU-W should be tied high when using the 'ACT2160 as a data RAM.

### initialization

A reset input is provided for initialization. When RESET is taken low, all three 8K RAM locations are cleared to zero (with valid parity) and the MATCH1 and MATCH2 outputs are forced high. If a D0-D3 input of zero is compared to any memory location that has not been written into since reset, MATCH1 and/or MATCH2 will be high indicating that D0-D3 plus generated parity is equal to the reset memory location. By tying a single data input pin high, this bit will function as a valid bit and a match will not occur unless data has been written into the addressed memory location. When cascading in the width direction, only one bit needs to be tied high regardless of the address width. After reset, PE will be high for every addressed memory location indicating no parity error in the RAM data. After power-up, the 'ACT2160 must be initialized by resetting the device to ensure that all memory locations are at a known state. The 'ACT2160 could also be initialized by writing to every memory location (both banks) with  $\overline{\rm M}/\rm A$  low.

### single-entry invalidation

In cache tag systems, it is often necessary to invalidate a tag memory location when data in the cache becomes inconsistent with the data in main memory or in additional caches. The word-reset function on the 'ACT2160 allows any addressed memory location to be cleared to zero with valid parity by taking the word reset pin  $(\overline{WR})$  low. By tying one of the D0-D3 input pins high, that particular bit can be used as a valid bit. Whenever D0-D3 is compared to a memory location cleared by  $\overline{WR}$  (or by the master  $\overline{RESET}$ ), a miss will occur. If a D0-D3 input pin is not tied high, a false match will occur whenever a D0-D3 of zero is compared to a reset location. Word reset is independent of the input at the D0-D3 pins. The  $\overline{M}/A$  input must be low for a word reset to occur when  $\overline{WR}$  is taken low. Word reset can also be accomplished by holding  $\overline{WR}$  low and taking  $\overline{M}/A$  low to reset the addressed location. At the same time that an addressed location is reset, the addressed LRU bit is updated so that the next write to the same address with  $\overline{M}/A$  high will be to the reset location. Input BSEL determines which bank  $\overline{WR}$  affects. When cascading in width, all devices must receive the word-reset pulse for proper LRU RAM update.

# cascading the SN74ACT2160


The 'ACT2160 is easily cascaded in width and depth. Wider addresses can be compared by driving the A0-A12 inputs of each device with the same index and applying the additional address bits to the D0-D3 inputs. The select (S) input allows this device to be easily cascaded in depth. When a device is deselected, the MATCH1 and MATCH2 outputs are driven high. A decoder can be used to drive the select inputs since the propagation delay from select to match is much faster than from address to match. MATCH1 and MATCH2 are open-drain outputs for easy wire-ANDing. Figure 16 shows the 'ACT2160 cascaded.

# cache coherency through bus watching

When implementing cache designs, cache coherency is usually a concern. A solution to this problem is to implement bus watching using the 'ACT2160. By storing the same tags in the bus watcher RAM as are stored in the cache tag RAM, the bus watcher will indicate a hit every time a cached address passes down the main address bus. If data is being modified in main memory, the index can be passed to the cache tag RAM for invalidation. Figure 17 shows a possible bus-watcher implementation.




# logic symbol†



 $^\dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984.





**ADVANCE INFORMATION** 

# **Terminal Functions**

PIN NAME	DESCRIPTION
A0-A12	Address inputs. Addresses a memory location in each of the three 8K RAM arrays. Address must be stable for the duration of the write cycle.
BSEL	Bank Select input. This input is used in conjunction with the manual/auto, read and word reset functions. When BSEL is low, bank 1 is selected. When BSEL is taken high, bank 2 is selected. When $\overline{M}/A$ is high, the BSEL input does not affect writing.
BANK	Bank output. The BANK output is used during a write to indicate which bank D0-D3 is being written into when $\overline{\mathbb{M}}/\mathbb{A}$ is high. BANK is low for bank 1 and high for bank 2. BANK is forced high during reset and deselect. BANK is used to indicate which cache SRAM bank the system data should be written into. When $\overline{\mathbb{W}}$ is taken low, the output of the LRU RAM is latched causing BANK to remain stable. When $\overline{\mathbb{W}}$ returns high, the latch returns transparent and the BANK output will switch if the LRU bit was changed. BANK is a totem-pole output.
D0-D3	Data (tag) inputs and outputs. Provides input to RAM bank 1 or bank 2 depending on the state of the $\overline{S}$ , $\overline{W}$ , BSEL, $\overline{M}/A$ , and $\overline{WR}$ pins. When in the compare mode, D0-D3 plus generated parity are compared to the addressed 5-bit memory location in bank 1 and bank 2. D0-D3 also function as outputs (see the $\overline{R}$ pin description).
LRU-W	Least Recently Used Write timing signal. In the compare mode, a falling edge on LRU-W will initiate an LRU write pulse if MATCH1 and/or MATCH2 are high. If a falling edge at LRU-W occurs before MATCH1 or MATCH2 are valid based on tpd1 and tsu1, the LRU write may not occur or a false LRU write could occur. LRU-W will only initiate a LRU write pulse on a falling edge. LRU-W has no effect during any other mode of operation.
M/A	Manual/Auto input. The $\overline{M}/A$ input determines the bank select mode for writing data. When $\overline{M}/A$ is low, the bank to be written into is selected manually via the BSEL input. When the $\overline{M}/A$ input is high, the bank selection is done automatically. An internal 8K x 1 RAM is used to keep track of the bank to be written into using the least recently used (LRU) replacement algorithm. After the device is reset, the first write is into bank 1. The next time data is written to the same address, it will be stored in bank 2. Successive writes to the same address automatically alternate between bank 1 and bank 2. $\overline{M}/A$ can also be used to perform the word reset function. With $\overline{WR}$ low, the addressed location in the selected bank will be reset when $\overline{M}/A$ is taken low.
MATCH1 MATCH2	Match outputs. When MATCH1 or MATCH2 are high during a compare cycle, D0-D3 plus generated parity equal the contents of one of two memory locations addressed by A0-A12. MATCH1 is high when D0-D3 matches D0-D3 stored in bank 1. MATCH2 is high when D0-D3 matches D0-D3 stored in bank 2. The match outputs are high during deselect, write, read, word reset, and reset. The logic level at the match outputs is fed back to the internal LRU circuitry. If a match output is high indicating a match when LRU-W is taken low, the LRU bit is adjusted so that the next write into that address will be into the other bank (LRU concept). If a match occurs with both banks (MATCH1 and MATCH2 high) and LRU-W is taken low, bank 2 will be written into when M/A is low and bank 1 will be written into when M/A is high. Since this device features open-drain match outputs, an external pullup resistor of 180 \( \Omega \text{minimum} \text{ in minimum} \text{ is required.} \) If a parity error is present in bank 1 or bank 2 during compare, the corresponding match output will be forced low.
PE	Parity Error output. During compare cycles, a low level at $\overline{PE}$ indicates a parity error in one of the 8K X 5 RAMs. A parity error will force the corresponding match output low. $\overline{PE}$ is an open-drain output and an external pullup resistor is required. $\overline{PE}$ is disabled during write, reset, word reset, and deselect.
R	Read input. When $\overline{R}$ is low and the device is selected, D0-D3 are enabled as outputs. The output data (tag) is determined by A0-A12 and the BSEL input. Outputs D0-D3 are disabled during write, word reset, reset, deselect, and when $\overline{R}$ is high. During write cycles, a parity error can be forced into the memory location addressed by A0-A12 of the selected bank when $\overline{R}$ is taken low.
RESET	Reset input. Asynchronously clears all three RAM arrays to zero with valid parity independent of the select pin when RESET is low. By tying a single data input high, a false match will not occur when a tag of zero is applied after initialization.
Ī	Chip select input. Enables device when $\overline{S}$ is low. When $\overline{S}$ is high, MATCH1 and MATCH2 are forced high. $\overline{PE}$ and D0-D3 are disabled when $\overline{S}$ is high and BANK is forced high.
WR	Word Reset input. The $\overline{WR}$ input allows any addressed memory location to be cleared to zero with valid parity. This is achieved by taking $\overline{WR}$ low while in the manual mode $\overline{WR}$ low). The desired bank is selected using the BSEL input. When $\overline{WR}$ is asserted, the addressed LRU bit is adjusted so that the next write to that address (with $\overline{WR}$ /A high) is into the reset memory location. By tying a single D0-D3 input high, this bit will act as a valid bit assuring that a false match will not occur with a reset memory location.
W	Write control input. When the device is selected and $\overline{W}$ is low, D0-D3 and generated parity are written into the addressed memory location in either bank 1 or bank 2. The RAM bank to be written into can be selected automatically or manually depending on the $\overline{M}/A$ input.



# **SN74ACT2160** 8K × 2-WAY CACHE ADDRESS COMPARATOR/DATA RAM

# **FUNCTION TABLES**

# write mode

	INPUTS							OUTPU	TS		1/0	
W	R	S	M/A	BSEL	RESET	WR	MATCH1	MATCH2	PE	BANK <sup>†</sup>	D0-D3	FUNCTION
L,	Н	L	L.	L	Н	Н	Н	Н	Н	L‡	Input	Write into bank 1
L	Н	L	L	Н	Н	Н	Н	Н	H	L‡	Input	Write into bank 2
L	Н	L	Н	×	Н	X	Н	Н	Н	H or L‡	Input	LRU write (bank 1 or 2)
L	L	L	L	L	Н	Н	Н	Н	Н	L‡	Input	Write parity error into bank 1
L	L	L	L	Н	Н	Н	н	Н	Н	L‡	Input	Write parity error into bank 2
L	L	L	Н	X	Н	Н	Н	н	Н	H or L‡	Input	Write parity error (LRU)
L	Н	L	L	X	Н	L§	Н	Н	Н	L§	Hi-Z	Write zero into selected bank

# read mode

			INP	UTS				OUTPU	TS		I/O	
W	R	S	M/A	BSEL	RESET	WR	MATCH1	MATCH2	PΕ	BANK	D0-D3	FUNCTION
Н	L	L	X	L	Н	Н	Н	Н	Н	H or L	Output	Read bank 1
Н	L	L	Х	Н	Н	Н	Н	Н	Н	HorL	Output	Read bank 2
Н	L	L	Х	X	Н	Н	Н	Н	L	H or L	Output	Parity error in bank 1 or 2
Н	Н	L	X	X	Н	Н	H or L	H or L	EN	H or L	Hi-Z	Disable/compare

### compare mode

	INPUTS						OUTPUTS				I/O	
W	R	S	M/A	BSEL	RESET	WR	MATCH1	MATCH2	PE	BANK	D0-D3	FUNCTION
							Н	L	Н	H or L		Match bank 1, miss bank 2
							L	н	Н	H or L		Match bank 2, miss bank 1
Н	Н	L	Х	X	н	н	н	н	Н	H or L		Match bank 1 and 2
				or			L	L	Н	H or L	Input	Miss bank 1 and 2
Н	Н	L	Н	X	н	Χ	L	L	L	H or L		Parity error bank unknown
							L	н	L	H or L		Parity error bank 1, match bank 2
							н	L	L	HorL		Parity error bank 2, match bank 1

# reset, word reset, and deselect mode

	INPUTS							OUTPU	TS		I/O	
W	R	S	M/A	BSEL	RESET	WR	MATCH1	MATCH2	PE	BANK	D0-D3	FUNCTION
Н	Х	L	Х	X	L	×	Н	Н	Н	L	Hi-Z	Memory reset-selected
н	X	Н	Х	X	L	X	н	н	Н	Н	Hi-Z	Memory reset-deselect
Н	Х	L	L	L	Н	L	Н	Н	Н	L¶	Hi-Z	Word reset in bank 1
. н	Х	L	L	Н	Н	L	Н	Н	Н	L¶	Hi-Z	Word reset in bank 2
Н	Х	L	Н	X	Н	L	H or L	H or L	EN	H or L	Hi-Z	Word reset disabled/compare mode
X	X	Н	X	X	Н	X	Н	Н	Н	Н	Hi-Z	Device disabled





ADVANCE INFORMATION

EN denotes enabled, H denotes a high level, L denotes a low level, X denotes a don't care level, — denotes an undetermined output † The BANK output is transparent when \overline{W} is high and latched when \overline{W} is low.

‡ When writing with \overline{M}/A high, the BANK output indicates which bank D0-D3 is being written into. When writing with \overline{M}/A low, the BANK output will be forced low and will not indicate which bank is being written into. After writing with \overline{M}/A low, the BANK output will indicate the correct LRU bit

<sup>§</sup> The state of BANK after  $\overline{W}$  and  $\overline{M}/A$  or  $\overline{W}$  and  $\overline{WR}$  return high is indeterminate. This operation is not recommended. ¶ The BANK output is forced low during word reset. After a word reset in bank 2, the BANK output will be high.

# **FUNCTION TABLES (continued)**

# LRU write

S	WR	W	LRU-W <sup>†</sup>	MATCH1	MATCH2	QI‡	LRU WRITE	QNS	FUNCTION
L	Н	<b>↓</b>	X	Н	Н	L	YES	Н	Write to bank 1, selected by LRU circuitry
L	Н	1	X	Н	н	Н	YES	L	Write to bank 2, selected by LRU circuitry
1	Н	L	X	н	Н	Х	NO		No write occurs
L	Н	Н	<b>↓</b>	Н	L	X	YES	Н	Match bank 1
L	Н	Н	1	L	Н	Х	YES	L	Match bank 2
L	Н	Н	1	н	н	: <b>X</b>	YES	L	Match bank 1 and 2
L	Į.	Н	Х	Н	L	X	YES	L	Word reset bank 1
L	Į.	Н	X	L	Н	Χ	YES	н	Word reset bank 2
L	1	Н	X	н	Н	Х	YES	L	Word reset bank 1 and bank 2
L	1	Н	X	L	L	X	NO	-	No word reset
1	L	Н	X	н	н	Х	NO		No word reset
Н	X	X	X	Н	Н	Х	NO	-	Device disabled

H denotes a high level, L denotes a low level, X denotes a don't care level, – denotes an undetermined level, 🏅 denotes the falling edge of the signal. † LRU-W is falling-edge-triggered and has effect only during the compare mode.

# $\$ QN is the state of the LRU RAM output after a LRU write occurs.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage range, V <sub>CC</sub> (see Note 1)	– 1.5 V to 7 V
Input voltage range, any input	– 1.5 V to 7 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> )	± 25 mA
Output clamp current, $I_{OK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	± 25 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> ): D0-D3, BANK	± 25 mA
MATCH1, MATCH2, PE	± 50 mA
Continuous current through V <sub>CC</sub> or GND pins	± 200 mA
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>&</sup>lt;sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to GND.



<sup>‡</sup> QI is the state of the LRU RAM output before a LRU write occurs.

# ADVANCE INFORMATION

# recommended operating conditions (see important notice)

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V	
VIH	High-level input voltage		2.2		V <sub>CC</sub> +0.5	V
VIL	Low-level input voltage (see Note 2)		- 0.5		0.8	V
Vон	High-level output voltage, MATCH1, MATCH2, and PE				5.25	V
ЮН	High-level output current, D0-D3 and BANK				- 8	mA
loL	Low-level output current	D0-D3, BANK			8	mA
				27		
TA	Operating free-air temperature		0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

# important notice

Due to the high-performance characteristics of this device and to ensure the integrity of stored data (or tag), the address inputs must not be allowed to float through the input threshold region (1.5 V). Rise and fall times at the threshold region of the address inputs must not exceed 20 ns/V. Slow rise and fall times through the threshold region may be eliminated by not using pullup resistors on the address lines and minimizing the high-impedance time when switching between bus drivers. An alternate approach is to use latches or registers in front of the cache tag address inputs to eliminate floating-address conditions. Ground bounce, due to simultaneous switching, into the threshold region of the address inputs should be avoided in order to ensure that a slow rise/fall condition does

Negative undershoot at the address or data inputs could cause this device to reset if the VIH level at the RESET pin is at its minimum high level (2.2 V). In systems with -1.5 V or more of undershoot at the address and data inputs, it is recommended that the minimum  $V_{IH}$  level at the  $\overline{RESET}$  pin be 4 V. As with all designs, proper termination and capacitive bypass techniques should be employed. Unused inputs should be tied to either V<sub>CC</sub> or GND.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETE	n		ST CONDITIONS		SN74	ACT216	0-17	UNIT
	PARAMETE	ĸ	11		MIN	TYP†	MAX	UNII	
Vон	High-level output voltage	D0-D3, BANK	V <sub>CC</sub> = 4.75 V,	1 <sub>OH</sub> = – 8 mA		3.7			٧
		D0-D3, BANK	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 8 mA				0.4	
VOL	Low-level output voltage	MATCH1, MATCH2, PE	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 27 mA				0.4	V
ЮН	High-level output current	MATCH1, MATCH2, PE	V <sub>CC</sub> = 4.75 V,	V <sub>OH</sub> = 5.25 V				10	μА
11	Input current		V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 0 to V <sub>CC</sub>				±5	μΑ
loz	Off-state output current		V <sub>CC</sub> = 5.25 V,	$V_O = 0$ to $V_{CC}$ ,	S̄ at V <sub>IH</sub>			±10	μΑ
ICC1	Supply current (operating)		V <sub>CC</sub> = 5.25 V,	RESET at V <sub>CC</sub> ,	S at 0 V		130	180	mA
ICC2	Supply current (reset)		V <sub>CC</sub> = 5.25 V,	RESET at 0 V,	S̄ at 0 V		30	75	mA
Іссз	Supply current (deselected	d)	V <sub>CC</sub> = 5.25 V,	RESET at V <sub>CC</sub> ,	S at V <sub>C</sub> C		80	150	mA
Cı	Input capacitance‡		f = 1 MHz					5	pF
Co	Output capacitance‡		f = 1 MHz					5	pF

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ This is the capacitance at an input, output, or I/O pin.



switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		SN7	ACT21	60-17	
	PARAMETER	MIN	TYP	MAX	UNIT
<sup>t</sup> pd1	Propagation time from address to MATCH1 and MATCH2		15	17	ns
t <sub>pd2</sub>	Propagation time from D0-D3 to MATCH1 and MATCH2		9	15	ns
t <sub>pd3</sub>	Propagation time from S low to MATCH1 and MATCH2		7	12	ns
t <sub>pd4</sub>	Propagation time from S high to MATCH1 and MATCH2 high		. 7	10	ns
t <sub>pd5</sub>	Propagation time from address to PE		20	25	ns
tpd6	Propagation time from S to PE		15	20	ns
t <sub>pd7</sub>	Propagation time from S to BANK		7	15	ns
t <sub>pd8</sub>	Propagation time from address to BANK		15	22	ns
t <sub>pd9</sub>	Propagation time from LRU-W↓ to BANK		12	18	ns
tpd10	Propagation time from address to D0-D3		17	25	ns
tpd11	Propagation time from BSEL to D0-D3		7	12	ns
tpd12	Propagation time from W high to BANK		7	12	ns
tpd13	Propagation time from W low to MATCH1 and MATCH2 high		6	10	ns
tpd14	Propagation time from W low to PE high		7	11	ns
tpd15	Propagation time from RESET low to MATCH1 and MATCH2 high		6	10	ns
<sup>t</sup> pd16	Propagation time from word reset to MATCH1 and MATCH2 high		6	10	ns
<sup>t</sup> pd17	Propagation delay, W high to MATCH <sup>‡</sup>	-	14	20	ns
<sup>t</sup> pd18	Propagation delay, W high to PE‡		14	20	ns
t <sub>pd19</sub>	Propagation delay, RESET high to MATCH <sup>‡</sup>		14	20	. ns
tpd20	Propagation delay, RESET high to PE‡		60	100	ns
t <sub>en1</sub>	Enable time from $\overline{S}$ low to D0-D3		9	14	ns
t <sub>en2</sub>	Enable time from R low to D0-D3		7	12	ns
t <sub>en3</sub>	Enable time from RESET high to D0-D3		9	14	ns
<sup>t</sup> dis1	Disable time from R high to D0-D3		7	12	ns
t <sub>dis2</sub>	Disable time from S high to D0-D3		7	12	ns
t <sub>dis3</sub>	Disable time from RESET low to D0-D3		9	14	ns
t <sub>v1</sub>	Valid time, MATCH1 and MATCH2 after change of data	2			ns
t <sub>v2</sub>	Valid time, MATCH1 and MATCH2 after change of address	1			ns
t <sub>v3</sub>	Valid time, MATCH1 and MATCH2 low after S high	0			ns
t <sub>v4</sub>	Valid time, PE after change of address	2			ns
t <sub>v5</sub>	Valid time, PE low after S high	0			ns
t <sub>v6</sub>	Valid time, D0-D3 after change of address	1			ns



<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

† The MATCH and PE outputs will glitch at the end of a write or reset cycle after W or RESET returns high. These specs indicate when the MATCH and PE outputs are stable after W returns high. This specification assumes that the address and/or data inputs are not changed immediately after W or RESET high.

# SN74ACT2160 8K × 2-WAY CACHE ADDRESS COMPARATOR/DATA RAM

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			SN74	ACT216	0-17	
	PARAMETER		MIN	TYP†	MAX	UNIT
	Dalam danakan I DI I W	High	10			
t <sub>w1</sub>	Pulse duration, LRU-W	Low	10			ns
tw2	Pulse duration, $\overline{W}$ low		12			ns
tw3	Pulse duration, RESET low		60			ns
		WR low with M/A low	12			
tw4	Pulse duration, word reset	M/A low with WR low	12			ns
t <sub>su1</sub>	Setup time, MATCH1 and MATCH2 valid before LRU-W↓		5			ns
	_	M/A high	27			
t <sub>su2</sub>	Setup time, address valid before $\overline{W}$ high	M/A low	12			ns
		W high, M/A = L	12			
t <sub>su3</sub>	Setup time, $\overline{S}$ low before $\overline{W}$	W low, M/A = H	8			ns
		M/A high	15			
t <sub>su4</sub>	Setup time, address before $\overline{W}$ low	M/A low	0			ns
t <sub>su5</sub>	Setup time, BSEL before W low with M/A low		0			ns
t <sub>su6</sub>	Setup time, M/A before W low		2			ns
t <sub>su7</sub>	Setup time, D0-D3 before W high	10			ns	
t <sub>su8</sub>	Setup time, R low before W high (see Note 3)		10			ns
t <sub>su9</sub>	Setup time, RESET inactive before W high		30			ns
t <sub>su10</sub>	Setup time, address before word reset	WR and M/A low	0			ns
t <sub>su11</sub>	Setup time, BSEL before word reset	WR and M/A low	2			ns
t <sub>su12</sub>	Setup time, S low before word reset	WR and M/A low	0			ns
		M/A low before WR low	0			
t <sub>su13</sub>	Setup time, word reset	WR low before M/A low	0			ns
th1	Hold time, address after LRU-W↓ (see Note 4)		9			ns
th2	Hold time, S low after LRU-W↓		5			ns
th3	Hold time, address after W high		2			ns
th4	Hold time, $\overline{S}$ low after $\overline{W}$ high		0			ns
th5	Hold time, BSEL after W high		2			ns
th6	Hold time, M/A after W high		2			ns
th7	Hold time, D0-D3 after W high		5			ns
th8	Hold time, R low after W high (see Note 3)		1			ns
th9	Hold time, address after word reset	WR or M/A high	2			ns
th10	Hold time, BSEL after word reset	WR or M/A high	2			ns
th11	Hold time, S low after word reset	WR or M/A high	0			ns
		M/A low after WR high	0			
th12	Hold time, word reset	WR low after M/A high	0			ns

ADVANCE INFORMATION

All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.


NOTES: 3. Parameters t<sub>SuB</sub> and t<sub>NB</sub> apply only during the write cycle timing when writing a parity error. It should be noted that if  $\overline{R}$  is low when  $\overline{W}$  is high, D0-D3 are enabled as outputs.

4. Minimum t<sub>h1</sub> is the time interval after LRU-W goes low during which the address must remain valid to ensure that an internal LRU write

occurs.

# TYPICAL CHARACTERISTICS

LOW-TO-HIGH TRANSITION OF MATCH1, MATCH2, AND PE OUTPUTS FOR VARIOUS LOADS **OUTPUT VOLTAGE vs TIME** 



 $<sup>^{\</sup>dagger}$  Specified switching characteristics for open-drain outputs are specified at  $V_{O}$  = 1.5 V with  $C_{L}$  = 30 pF.

# FIGURE 1

Figure 1 is provided as a tool to determine how propagation delay specifications for a 27-mA open-drain output will change with different load capacitance. For example from Figure 1, it can be seen that a 15-pF load will cause about a 1-ns decrease in specified propagation delay while a 60-pF load will cause a 1.7-ns increase in a specified propagation delay.

# PARAMETER MEASUREMENT INFORMATION






FIGURE 2. OPEN-DRAIN OUTPUTS



# **ADVANCE INFORMATION**





 $^{\dagger}\,\text{C}_\text{L}$  includes probe and test fixture capacitance.

FIGURE 3. ALL OTHER OUTPUTS




FIGURE 4. COMPARE CYCLE TIMING








FIGURE 5. READ CYCLE TIMING










FIGURE 9. CACHE CYCLES









FIGURE 10. LRU WRITE TIMING DIAGRAM




# **APPLICATION INFORMATION**

DEPTH CASCADING NUMBER OF DEVICES CACHE SIZE



WIDTH CASCADING NUMBER OF DEVICES MAIN MEMORY COVERAGE



<sup>&</sup>lt;sup>‡</sup> One tag/line. Assumes a word length of 32 bits.

† Direct-mapped caches

### FIGURE 11

### FIGURE 12

# depth cascading

For four-way caches, each solution shown in Figure 11 is moved to the right one increment doubling the cache size and the number of devices used.

### width cascading


Memory coverage assumes one bit used as a valid bit (See Figure 12). Each solution for a given line size can be moved to the left covering smaller amounts of memory. Each increment moved represents an unused tag bit. When cascading in depth memory coverage increases, i.e., two deep — twice as much memory.

# usage explanation and example

Figures 11 and 12 provide a quick means for determining if the 'ACT2160 will provide a good solution and the number of devices needed for implementation. For example, a design requires 256K bytes of two-way cache, memory coverage of 256M, and a line size of 16 bytes (a 16-byte line size means each tag location maps four 32-bit words of cached data). From Figure 11, it is determined that one 'ACT2160 deep will provide a 256K byte cache with a 16-byte line size. From Figure 12, it is determined that four 'ACT2160s cascaded in width will map 256M of memory (or as much as 1G). Therefore, one deep by four wide (four 'ACT2160s) are needed to meet the design's requirements.



# ADVANCE INFORMATION



CACHE SIZE <sup>†</sup> (BYTES)	LINE SIZE <sup>†</sup> (BYTES)
64K	4
128K	8
256K	16
512K	32
1M	64

<sup>†</sup> Assumes 1 tag per line & 8K of tag depth. The cache size line size relationship shown can be changed by cascading the 'ACT2160 in depth

FIGURE 13. TWO-WAY CACHE USING THE 'ACT2160

### APPLICATION INFORMATION DATA BUS D0-D31 BANK 2 BANK 1 D0-D15 D16-D31 D0-D15 MAIN MEMORY CPU ACT2140A 8K X 18 D0-D15 A0-A12 A0-A12 A0-A12 A0-A12 ADDRESS BUS A2-A31 A15-A17 A2-A14 A22-A25 A18-A21 A2-A14 'ACT2160 'ACT2160 'ACT2160 D0-D2 PE D0-D3 PE D0-D3 PE TAG-PE Vcc D3 S MATCH S MATCH S MATCH MATCH1 MATCH2 MATCH2 MATCH2 MATCH2 A0-A12 A0-A12 A0-A12 BANK BANK

FIGURE 14. 64K BYTE TWO-WAY SET ASSOCIATIVE CACHE, LINE SIZE = 4 BYTES

# **APPLICATION INFORMATION**




FIGURE 15. 64K BYTE TWO-WAY ASSOCIATIVE CACHE, LINE SIZE = 4 BYTES

Texas VI POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

FIGURE 16. 128K BYTE CACHE, LINE SIZE = 4 BYTES

SN74ACT2160  $8K \times 4$  2-WAY CACHE ADDRESS COMPARATOR/DATA RAM

# **APPLICATION INFORMATION** CPU DATA BUS 'ACT2160 CACHE S DATA BUFFER **ADDRESS BUS ADVANCE INFORMATION** LATCH ос CONTROL LOGIC WR CACHE TAGS PROCESSOR\_ SIGNALS I/F D3 MEMORY W/R -(3) MATCH1 MATCH2 'ACT2160 BUS W WATCHER DRAM WR (3) MATCH1 MATCH2 DЗ BUFFER MAIN MEMORY LATCH ос MEMORY \_\_\_\_ MAIN ADDRESS BUS

FIGURE 17. BUS WATCHING WITH THE 'ACT2160

