128KB/256KB SECONDARY CACHE MODULE FOR THE INTEL i486™

IDT7MP6104 IDT7MP6105

FEATURES

- 128KB/256KB direct mapped, write-through, non-sectored, zero-wait-state secondary cache module
- · Ideal for use with i486-based systems
- Uses IDT71589 32K x 9 CacheRAM™ with burst counter and self-timed write and IDT71B74 cache-tag RAM
- Operates with external i486[™] speeds of 25 and 33MHz
- · Concurrent snooping is supported
- · Software Instruction flushing is supported
- Write-protect function is detailed in IDT Technical Note TN-14
- 64-position dual read-out SIMM (Single In-line Memory Module) with 128 leads
- · Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL-compatible


DESCRIPTION

The IDT7MP6104/7MP6105 is a 128KB/256KB direct-mapped, write-through, non-sectored, zero-wait-state secondary cache and is ideal for use with many i486-based systems. The IDT7MP6104/7MP6105 uses IDT71589 32K x 9 CacheRAMs, IDT71B74 8K x 8 cache-tag RAMs, IDT74FCT162373 Double-Density™16-bit latches along with cache control logic in plastic surface mountpackages mounted on a multilayer epoxy laminate (FR-4) board. Extremely high speeds are achieved using IDT's high-performance, -high-reliability BiCMOS and CMOS technologies.

The dual read-out SIMM package configuration allows 128 signal leads to be placed on a package 3.85° x 0.215° x 1.3° (LxWxH) for the 7MP6104 version while the 7MP6105 has a width of 0.420° .

All inputs and outputs of the IDT7MP6104/7MP6105 are TTL-compatible and operate from a single 5V power supply. Multiple GND pins and on-board decoupling capacitors ensure maximum protection from noise.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark and CacheRAM and Double-Density are trademarks of Integrated Device Technology, Inc All others are trademarks of their respective companies.

COMMERCIAL TEMPERATURE RANGE

SEPTEMBER 1993

7

PIN CONFIGURATION(1)

IGURA	ATION		
GND RESET VCC NC M\(\tilde{\text{SEND}}\) ACC NC M\(\tilde{\text{SEND}}\) ACC ACC SKENP PRINC NC A2 VCC AAA AAA AAAA AAAA AAAAAAAAAAAAA	65 66 67 68 69 70 71 72 73 74 75 76 77 78 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 110 111 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 126 127 128 129 120 121 121 122 123 124 125 126 127 128 129 120 121 122 123 124 125 126 127 127 128 129 129 120 120 121 121 122 123 124 125 126 127 128 129 129 120 120 121 122 123 124 125 126 127 127 128 129 129 120 120 121 122 123 124 125 126 127 127 128 129 120 120 121 122 123 124 125 126 127 127 128 129 120 120 120 120 120 120 120 120	1 2 3 4 4 5 6 6 7 8 9 10 11 12 13 14 15 6 6 17 18 19 20 1 12 22 23 24 25 26 27 28 29 30 31 32 33 34 44 45 45 55 55 56 57 8 59 60 66 20 66	GND CLK VCC NO/C BLAST GND BEE GND BEE GND BEA GND BEE GND BEE GND BEA GND BEE
Vcc ID+ GND	126 127 128	62 63 64	Vcc ID₀ GND
۵. ۲۵		V-T	GIND

SIMM

NOTE: TOP VIEW

2904 drw 02

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	>
Ta	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	ç
TstG	Storage Temperature	-55 to +125	å
lout	DC Output Current	50	mA

NOTE

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	٧
GND	Supply Voltage	0	0	0.0	٧
VIH	Input High Votage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5(1)		0.8	V

NOTE:

1. VIL = -3.0V for pulse width less than 5ns.

2904 tbl 02

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	٥V	5.0V ± 5%

2904 tbl 03

CAPACITANCE(1, 2)

 $(TA = +25^{\circ}C, f = 1.0 \text{ MHz})$

(17 - 125 O, 1 - 1.0 Will 12)							
Symbol	Parameter ⁽¹⁾	Condition	7MP6104/5	Unit			
Cin	Input Capacitance (Address, Control)	VIN = 0V	15/25	рF			
CIN	Input Capacitance (CLK)	VIN = OV	45/80	pF			
Соит	Output Capacitance (Control)	VIN = OV	15/15	pF			
Ci/o	Data I/O Capacitance	Vout = 0V	10/20	рF			

NOTES:

2904 tbl 04

- 1. These parameters are guaranteed by design but not tested.
- 2. These parameters are maximum values.

ID TRUTH TABLE

ID1	ID0 Cache Size	
1	1	128KB cache module
1	0 256KB cache module	
0	1	512KB cache module
0	0	1MB cache module

^{1.} Module pins 63 and 127 are used to identify the size of the cache present in the socket. Consult the ID Truth Table for more details.

PIN DESCRIPTION

Symbol	Parameter	Туре	Active	Description
CLK	Clock	Input	N/A	This input is the timing reference for all of the IDT7MP6104/5's functions. It is the same as the i486 CLK input.
RESET	Reset Cache	Input	HIGH	A synchronous positive-true reset input, which invalidates all cache locations and resets the cache control logic.
ADS	Address Strobe	Input	LOW	ADS is connected to the ADS# pin of the i486 CPU. It is used by the IDT7MP6104/5 to start any read or write cycle. CS must be asserted for ADS to be recognized.
M/ĪO	Memory/IO	Input	N/A	This pin is used by the i486 to indicate whether the current cycle is a memory or I/O cycle. I/O cycles are not cacheable by the IDT7MP6104/5.
W/R	Write/Read	Input	N/A	Write cycles are indicated by a HIGH level on this pin, and read cycles are indicated by a LOW level.
D/C	Data/Control	Input	N/A	This pin is connected to the D/C# pin of the i486 CPU. It is used by the IDT7MP6104/5 in conjunction with M/IO, W/R, and BEo-3 to determine when a software flush is being executed by the i486.
START	Memory Start	Output	LOW	During a cache read miss cycle or a write cycle, the START pin signals that the main memory system should service the current access.
BRDYO	Burst Ready Out	Output	LOW	This is the IDT7MP6104/5's means of signaling to the i486 that cache data is ready to be sampled.
CBRDY	Cache Burst Ready In	Input	LOW	This is the system input to the IDT7MP6104/5 to let the cache know that a main memory cache word is ready to be sampled by the CPU and the IDT7MP6104/5 during a burst access.
CRDY	Cache Ready In	Input	LOW	This is the system input to the IDT7MP6104/7MP6105 to let the cache know that a main memory cache word is ready to be sampled by the CPU and the IDT7MP6104/5 during a non-burst access.
BLAST	Burst Last	Input	LOW	This i486 output indicates to the IDT7MP6104/5 cache control logic that the current cycle is the last cycle of a burst access.
BOFF	Backoff	Input	LOW	This signal is used to stall the IDT7MP6104/5. The IDT7MP6104/5 will also put its data bus into a high-impedance state. The IDT7MP6104/5 will only recognize invalidation cycles when BOFF is asserted.
PRSN	Presence	Output	LOW	This pin is hard-wired to ground. It tells the system logic that the IDT7MP6104/5 is plugged into the system.
A2-A31	Processor Addresses	Input	N/A	These are the address inputs to the IDT7MP6104/5.
BED-BES	Byte Enable	Input	LOW	The byte enable inputs are sampled only during CPU write cycles and are only used to control byte writes to valid cache lines during write hit cycles. The timing is the same as for the address input pins.
ĊŚ	Chip Select	Input	LOW	Chip select can be used for depth expansion. CS must be asserted for EADS or ADS to be recognized by the IDT7MP6104/5.
Do-D31	Processor Data Lines	1/0	N/A	These are the data inputs from either the i486 or the system memory. Do- D7 define the least significant byte while D24-D31 define the most significant byte.
DP0-DP3	Data Parity	1/0	N/A	These are the parity bits from either the i486 or the system memory. The timing requirements are the same as the data lines.
CKEN	Cache Enable To CPU	Output	LOW	This signal is the cache enable signal generated by the IDT7MP6104/5. The IDT7MP6104/5 will always assert CKEN during T1 cycles and during read hit cycles before the last BRDYO. The IDT7MP6104/5 will not assert CKEN during read miss cycles.
SKEN	System Cache Enable	Input	LOW	This signal is generated by the system to indicate that a line is cacheable. The IDT7MP6104/5 will look for SKEN to be asserted at least one cycle before the first word transfer and the cycle before the last word transfer of a line fill.
FLUSH	Flush Cache	Input	LOW	This signal causes the IDT7MP6104/5 to invalidate its entire cache contents.
WP	Write Protect	Input	HIGH	The write protect input is only sampled during the third transfer of a line fill. If a line is flagged as write protected during a line fill, it is considered non-cacheable.
WPSTRF	Write Protect Strap	N/A	N/A	This signal is not used by the IDT7MP6104/5.
EADS	Valid External Address	Input	LOW	This signal indicates that an invalidation address is present on the IDT7MP6104/5 address bus. \overline{CS} must be asserted for \overline{EADS} to be recognized by the IDT7MP6104/5.

7

FUNCTIONAL DESCRIPTION

Basic Operation

The IDT7MP6104/7MP6105 is a complete secondary cache subsystem designed for use with the Intel i486 CPU. The IDT7MP6104/7MP6105 is designed to support zero-wait-state line reads, i.e. four words of data in five clocks. The IDT7MP6104/7MP6105 supports all of the following bus cycles: read hit, read miss, write hit, write miss, invalidation and backoff. The IDT7MP6104/7MP6105 also features single pin reset and cache flush capabilities.

The IDT7MP6104/7MP6105 latches the address at the input of the module at the beginning of any read, write or invalidation cycle. The address remains latched for one cycle after the initiation of a read or write, and the address remains latched for two cycles after the initiation of an invalidation.

Reset

The IDT7MP6104/7MP6105 is reset when RESET is asserted. Asserting RESET will invalidate the entire contents of the cache, and reset the control logic of the cache. The cache will be reset regardless of the state of other control signals when RESET is asserted.

Flush

The entire cache contents of the IDT7MP6104/7MP6105 is invalidated when the $\overline{\text{FLUSH}}$ input is asserted. The cache will be invalidated regardless of the state of other control signals when $\overline{\text{FLUSH}}$ is asserted. $\overline{\text{FLUSH}}$ will not reset the cache control logic.

The IDT7MP6104/7MP6105 is also flushed when the i486 executes an INVD or a WBINVD command. The IDT7MP6104/7MP6105 determines the execution of these commands by detecting when the i486 issues a flush special bus cycle. The flush special bus cycle is indicated by the i486 when the $D/\overline{C}=0$, $M/\overline{O}=0$, $W/\overline{R}=1$, $\overline{BE}3=1$, $\overline{BE}2=1$, $\overline{BE}1=0$, and $\overline{BE}0=1$.

Read

The IDT7MP6104/7MP6105 recognizes the initiation of a read cycle when both \overline{ADS} and \overline{CS} are sampled LOW with M/ \overline{IO} HIGH and W/ \overline{R} LOW. As soon as the address is valid at the input of the module, the IDT7MP6104/7MP6105 begins its tag look-up. If the input address is not contained in the cache, then a miss has occurred, and the IDT7MP6104/7MP6105 will wait for the main memory system to service the current access. If the input address is present in the cache, then a hit has occurred, and the IDT7MP6104/7MP6105 will burst back a line of data to the CPU.

The IDT7MP6104/7MP6105 will not accept data returned in zero wait states. The earliest the IDT7MP6104/7MP6105 can accept data is the cycle after START is asserted.

The IDT7MP6104/7MP6105 will consider the data returned from the memory system as cacheable if SKEN is sampled LOW at least one cycle before CBRDY or CRDY is first asserted. The IDT7MP6104/7MP6105 will load the data word returned from the memory system into the cache each time CBRDY or CRDY is sampled LOW. If WP is sampled HIGH during the third word transfer of a line fill, the line is

considered write protected, and the line of data is not validated. If the line is not write protected, the IDT7MP6104/7MP6105 will only validate the line of data returned from the memory system if \overline{SKEN} is sampled LOW the cycle before the last data word is transferred from the memory system, i.e. the fourth time that \overline{CBRDY} or \overline{CRDY} is sampled LOW. The line fill is aborted if \overline{BLAST} is sampled LOW concurrent with \overline{CBRDY} or \overline{CRDY} being sampled LOW prior to the last data word transfer

The IDT7MP6104/7MP6105 will consider the data returned as non-cacheable if CBRDY or CRDY is sampled LOW before, or concurrently, with SKEN prior to the first word transfer. Therefore, to avoid a potential performance penalty, SKEN should not be asserted prior to CBRDY or CRDY if the data is considered non-cacheable, since the IDT7MP6104/7MP6105 will invalidate a line of data if SKEN is sampled LOW before CBRDY or CRDY is sampled LOW during a read miss.

The IDT7MP6104/7MP6105 requires that the read miss address (i.e. the address that was valid at the beginning of the read cycle) is present when SKEN is sampled LOW at the beginning of a line fill and again when SKEN is sampled at the end of a line fill. The address must be valid because it is latched at these times to invalidate a line at the beginning of the fill and then to validate the line at the end of the line fill. When the address is latched at the end of the line fill, it will remain latched until the last data word of the line is written to the cache.

If the IDT7MP6104/7MP6105 detects that the input address is contained in the cache, the IDT7MP6104/7MP6105 will supply data to the CPU. The IDT7MP6104/7MP6105 starts bursting data back to the CPU in the first T2 cycle. The IDT7MP6104/7MP6105 then transfers a new data word in each subsequent T2 cycle until BLAST is asserted to the cache. The IDT7MP6104/7MP6105 also forces START HIGH and BRDYO LOW in the first T2 cycle. CKEN is asserted during the T1 cycle and again in the second, and subsequent, T2 cycles during a read hit.

Write

The IDT7MP6104/7MP6105 recognizes the initiation of a write cycle when both ADS and CS are sampled LOW with M/ $\overline{\text{IO}}$ HIGH and W/ $\overline{\text{R}}$ HIGH. As soon as the address is valid at the input of the module, the IDT7MP6104/7MP6105 begins its taglook-up. If the input address is contained in the cache, then a write hit has occurred, and the cache contents are updated when CRDY or CBRDY is returned from the system. The IDT7MP6104/7MP6105 requires the address to be valid in the cycle that the data is written to the cache, i.e. when CRDY or CBRDY is returned from the system; this requirement should have no impact at the system level since the i486 will maintain both the address and data on its outputs until the write cycle is completed. If the input address is not contained in the cache, then a write miss has occurred, the IDT7MP6104/7MP6105 ignores the write, and the cache contents are not updated. For both write hits and write misses the IDT7MP6104/7MP6105 will assert START until CRDY or CBRDY is returned from the system.

7.17

Invalidation

An invalidation is initiated by the simultaneous assertion of EADS and CS. If EADS and ADS are asserted simultaneously, ADS is ignored since invalidations have priority. At the initiation of an invalidation, the IDT7MP6104/7MP6105 begins its tag look-up. If the line is found in the cache, the line will be invalidated. The IDT7MP6104/7MP6105 requires two cycles after the assertion of EADS to invalidate a line; therefore, invalidations can only occur every third cycle. The IDT7MP6104/7MP6105 ignores invalidations only if an address is currently latched in the address latch. Therefore, the IDT7MP6104/7MP6105 ignores invalidations at the following times: the cycle after the initiation of a read or write cycle, the cycle after SKEN is first sampled LOW during a line fill, the cycle(s) after sampling SKEN LOW concurrent with (or after)

the third word transfer and prior to the fourth word transfer of a line fill, and the two cycles following a previous invalidation.

Backoff

A cache backoff is initiated by the assertion of BOFF. BOFF interrupts any other cache cycle that the IDT7MP6104/7MP6105 is servicing. The cycle after BOFF is sampled LOW, the IDT7MP6104/7MP6105 will float its data bus, and the output control signals are driven to their idle levels, i.e. CKEN LOW, START HIGH and BRDYO HIGH. When BOFF is asserted, the IDT7MP6104/7MP6105 ignores all cache cycles except for invalidations; however, the IDT7MP6104/7MP6105 will still recognize the assertion of RESET or FLUSH when BOFF is asserted.

DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5.0V \pm 5\%, Ta = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Test Condition	7MP6104/5 Min.	7MP6104/5 Max.	Unit
lu	Input Leakage Current (Data)	Vcc = Max, Vin = GND to Vcc	_	10/20	μА
lu	Input Leakage Current (Address)	Vcc = Max, Vin = GND to Vcc	-	10	μΑ
lu	Input Leakage Current (Control)	Vcc = Max, Vin = GND to Vcc	-10/-300	10/60	μА
lu	Input Leakage Current (CLK)	Vcc = Max, Vin = GND to Vcc	-50/-380	50/140	μА
ILO	Output Leakage Current	VOUT = 0V to VCC, VCC = Max.	_	10/20	μA
Vold	Output Low Voltage (Data)	IoL = 8mA, Vcc = Min.	_	0.4	
Volc	Output Low Voltage (Control)	IoL = 12mA, Vcc = Min.	_	0.5	٧
Vohd	Output High Voltage (Data)	IOH = -4mA, Vcc = Min.	2.4		
Vонс	Output High Voltage (Control)	IOH = -2mA, Vcc = Min.	2.4		V
lcc	Operating Power Supply Current	Vcc = Max., CS ≤ ViL, f = fмax, Outputs Open	_	1350/3050	mA

AC TEST CONDITIONS

Input Pulse Levels GND to 3.0V
Input Rise/Fall Times 5ns
Input Timing Reference Levels 1.5V
Output Reference Levels 1.5V
Output Load See Figures 1 and 2


2904 tbl 08

+5V
480Ω

DATAOUT
50pF*

Figure 1. Output Load

*including scope and jig



*including scope and jig

Figure 2. Output Load (for tohz, tohz, tohz, tohz)

2904 drw 04


7

AC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 5\%, TA = 0^{\circ} to +70^{\circ}C)$

			7MP6104/5S33M		
Symbol	Parameter	Min.	Max.	Unit	
t1	Clock Period	30	1	ns	
t 2	Clock HIGH Time	11		ns	
tз	Clock LOW Time	11	_	ns	
t4	A2-A31, BEo-BE3 Set-up Time	13		ns	
t 5	A2-A31, BE0-BE3 Hold Time	10	_	ns	
t 6	A4-A31 Line Fill Set-up Time	5		ns	
t7	ADS, M/IO, W/R, D/C Set-up Time	13		ns	
tв	ADS, M/IO, W/R, D/C Hold Time	3		ns	
t9	BLAST, CS Set-up Time	9	_	ns	
t10	BLAST, CS Hold Time	3	_	ns	
t11	CRDY, CBRDY Set-up Time	11		ns	
t 12	CRDY, CBRDY Hold Time	3	_	ns	
t 13	SKEN Set-up Time	9	_	ns	
t 14	SKEN Hold Time	3	_	ns	
t15	Do-D31, DPo-DP3 Set-up Time	5	_	ns	
t16	Do-D31, DPo-DP3 Hold Time	3	_	ns	
t 17	EADS Set-up Time	9_		ns	
t18	EADS Hold Time	3 _		ns	
t19	A4-A31 Set-up Time (Snoop)	6		ns	
t 20	A4-A31 Hold Time (Snoop)	10	_	ns	
t 21	RESET, FLUSH Set-up Time	9	T _	ns	
t 22	RESET, FLUSH Hold Time	3	_	ns	
t 23	RESET, FLUSH Pulse Width	80	_	ns	
t 24	BRDYO Valid	_	16	ns	
t 25	CKEN Valid	_	15	ns	
t 26	START Valid	_	16	ns	
t 27	Do-D31, DPo-DP3 Valid (Read Hit)	_	24	ns	
t28	WP Set-up Time	9	_	ns	
t29	WP Hold Time	3		ns	
t 30	BOFF Set-up Time	9		ns	
t31	BOFF Hold Time	3		ns	

TIMING WAVEFORM OF A READ HIT CYCLE (READ LINE)(1)




NOTE:


1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.

2904 drw 05

TIMING WAVEFORM OF A RESET OPERATION




TIMING WAVEFORM OF A CACHEABLE BURST READ MISS CYCLE (WRITE LINE)(1)



NOTE:

1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.


TIMING WAVEFORM OF A CACHEABLE BURST READ MISS CYCLE (WRITE LINE)(1)



NOTE:

1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.


TIMING WAVEFORM OF A CACHE INVALIDATION(1)




NOTE: 1. If $\overline{\text{EADS}}$ and $\overline{\text{ADS}}$ are asserted simultaneously, $\overline{\text{ADS}}$ is ignored.

2904 drw 09

TIMING WAVEFORM OF A BACKOFF OPERATION



TIMING WAVEFORM OF A WRITE CYCLE^(1, 2)




NOTES:

1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.


2. For a write hit, data in the IDT7MP6104/7MP6105 is updated.


PACKAGE DIMENSIONS

7MP6104



7MP6105





ORDERING INFORMATION

2904 drw 13

