DATA SHEET



# MB814400A-60L/-70L/-80L

# CMOS 1M X 4 BIT FAST PAGE MODE LOW POWER DRAM

### CMOS 1,048,576 x 4 bit Fast Page Mode Low Power Dynamic RAM

The Fujitsu MB814400A is a fully decoded CMOS Dynamic RAM (DRAM) that contains a total of 4,194,304 memory cells in a x1 configuration. The MB814400A features a "fast page" mode of operation whereby high-speed access of up to 1,024x4-bits of data can be selected in the same row. The MB814400A-60L/-70L/-80L DRAM is ideally suited for memory applications such as embedded control, buffers, portable computers, and video imaging equipment where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB814400A-60L/-70L/-80L is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB814400A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes.

#### **PRODUCT LINE & FEATURES**

Pari	emeter	MB814400A-60L	MB814400A-70L	MB814400A-80L			
RAS Access	Time	60ns max.	70ns max.	80ns max.			
CAS Access	Time	15ns max.	20ns max.	20ns max.			
Address Acc	ess Time	30ns max.	35ns max.	40ns max.			
Randam Cy	cle Time	110ns min.	110ns min. 125ns min.				
Fast Page M	lode Cycle Time	40ns min.	45ns min.	45ns min.			
Low Pow-	Operating current	605mW max.	550mW max.	495mW max.			
er Dissipation	Standby current	8.25mW max.(TTL level)/1.1mW max.(CMOS level)					
	Battery Back up current	1.4 mW max.					

- 1,048,576 words x 4 bit organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are TTL compatible
- 1024 refresh cycles every 128ms
- Early write or OE controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

#### ABSOLUTE MAXIMUM RATINGS (see NOTE)


Parameter	Symbol	Value	Unit
Voltage at any pin relative to VSS	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7	٧
Voltage of V CC supply relative to VSS	V <sub>cc</sub>	−1 to +7	V
Power Dissipation	PD	1.0	w
Short Circuit Output Current		50	mA
Storage Temperature	T <sub>STG</sub>	-55 to +125	°C

NOTE:

Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PRELIMINARY

Plastic SOJ Package (LCC-26P-M04)



Plastic ZIP Package (ZIP-20P-M02)

Marking side

Marking side-





**Plastic TSOP Packages** 


(FPT-26P-M01) (Normal Bend) (FPT-26P-M02) (Reverse Bend)

### Package and Ordering Information

- 26-pin plastic (300mil) SOJ, order as MB814400A-xxLPJN
- 20-pin plastic (400mil) ZIP, order as MB814400A-xxLPZ
- 26-pin plastic (300mil) TSOP-II with normal bend leads, order as MB814400A-xxLPFTN
- 26-pin plastic (300mil) TSOP-II with reverse bend leads, order as MB814400A-xxLPFTR

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


Copyright © 1992 by FUJITSU LIMITED



CAPACITANCE (T<sub>A</sub>= 25°C, f = 1MHz)

Parameter	Symbol	קער	Mex	Unit
Input Capacitance, A0 to A9	C <sub>IN1</sub>	_	5	pF
Input Capacitance, RAS, CAS, WE, OE	C <sub>IN2</sub>	_	7	pF
Input/Output Capacitance, DQ1 to DQ4	C <sub>DQ</sub>	_	7	pF

## PIN ASSIGNMENTS AND DESCRIPTIONS



### RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Mis	Тур	Max	Unk	Ambient Operating Temp
0 1 1/4 h		V <sub>cc</sub>	4.5	5.0	5.5	V	
Supply Voltage	انا ـــــــــــــــــــــــــــــــــــ	V <sub>SS</sub>	0	0	0	V	
Input High Voltage, all inputs	1	VIH	2.4	_	6.5	٧	0 °C to +70 °C
Input Low Voltage, all inputs	1	VIL	-2.0	_	0.8	٧	
Input Low Voltage, DQ(*)	1	VILD	-1.0	_	0.8	٧	

<sup>\*:</sup> Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

### **FUNCTIONAL OPERATION**

#### **ADDRESS INPUTS**

Twenty input bits are required to decode any four of 4,194,304 cell addresses in the memory matrix. Since only ten address bits are available, the column and row inputs are separately strobed by <u>CAS</u> and <u>RAS</u> as shown in Figure 5. First, ten row address bits are input on pins A0-through-A9 and latched with the row address strobe (<u>RAS</u>) then, ten column address bits are input and latched with the column address strobe (<u>CAS</u>). Both row and column addresses must be stable on or before the falling edge of <u>CAS</u> and <u>RAS</u>, respectively. The address latches are of the flow-through type; thus, address information appearing after treat (min)+ tr is automatically treated as the column address.

#### WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

#### DATA INPUT

Input data is written into memory in either of three basic ways—an early write cycle, an  $\overline{OE}$  (delayed) write cycle, and a read-modify-write cycle. The falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ1-DQ4) is strobed by  $\overline{CAS}$  and the setup/hold times are referenced to  $\overline{CAS}$  because  $\overline{WE}$  goes Low before  $\overline{CAS}$ . In a delayed write or a read-modify-write cycle,  $\overline{WE}$  goes Low after  $\overline{CAS}$ ; thus, input data is strobed by  $\overline{WE}$  and all setup/hold times are referenced to the write-enable signal.

#### DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

tRAC: from the falling edge of RAS when tRCD (max) is satisfied.

tCAC: from the falling edge of CAS when tRCD is greater than tRCD (max).

tAA : from column address input when tRAD is greater than tRAD (max).

tOEA: from the falling edge of  $\overline{OE}$  when  $\overline{OE}$  is brought Low after trac, tcac, or taa.

The data remains valid until either CAS or OE returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

#### **FAST PAGE MODE OF OPERATION**

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 1,024-bits can be accessed and, when multiple MB 814400As are used, CAS is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or ready-modify-write cycles are permitted.

DC CHARACTERISTICS
(Recommended operating conditions unless otherwise noted) Notes 3

Parameter Notes			A conflictions		Unit		
Paramie	r Notes	Symbol	Conditions	Win	Тур	Max	
Output high voltage	1	V <sub>OH</sub>	I <sub>OH</sub> = -5 mA	2.4			V
Output low voltage	1	V <sub>OL</sub>	I <sub>OL</sub> = 4.2 mA	_	_	0.4	
Input leakage current	(any input)	I(L)	$0V \le V_{IN} \le 5.5V;$ $4.5V \le V_{CC} \le 5.5V;$ $V_{SS} = 0V;$ All other pins not under test = $0V$	-10	_	10	μА
Output leakage curren	nt	l <sub>DQ(L)</sub>	0V≤V <sub>OUT</sub> ≤ 5.5V; Data out disabled	-10		10	
O time	MB814400A-60L					110	
Operating current (Average Power	MB814400A-70L	I <sub>CC1</sub>	RAS & CAS cycling;	_	_	100	mA
supply current) 2	MB814400A-80L		(HC = Hill)			90	
Standby current	TTL level		RAS = CAS =V <sub>IH</sub>			1.5	mA
(Power supply current)	CMOS level	l <sub>CC2</sub>	RAS = CAS ≥ V <sub>CC</sub> -0.2V	_	_	200	μΑ
<u> </u>	MB814400A-60L		CAS = V⊪, RAS cycling; tec = min			110	mA
Refresh current #1 (Average power sup-	MB814400A-70L	I <sub>CC3</sub>		_	<b>i</b> –	100	
ply current) 2	MB814400A-80L	1	\$10 - 11m			1.5 200 110 100 90 55 50	
Fast Page Mode	MB814400A-60L	<del></del>	RAS =VIL, CAS cycling;			55	
current 2	MB814400A-70L	4	tec = min	_	_	50	mA
_	MB814400A-80L	1				45	
-	MB814400A-60L					90	
Refresh current #2 (Average power sup-		-1	RAS cycling; CAS-before-RAS;	_	_	80	mA
ply current) 2	MB814400A-80i	┥ ¨¨	tac = min			70	
Battery Back up	tery Back up MB814400A-60L RAS		RAS cycling,				
current	MB814400A-70	┪ .	CAS-before-RAS;	-	-	250	μА
(Average power 2 supply current)	MB814400A-80	┪	t <sub>RC</sub> = 125μs, t <sub>RAS</sub> =min.to1μs, VIH≥Vcc−0.2V, VIL≤0.2V				

AC CHARACTERISTICS
(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

	_		MB8144	OGA-6GL	MB8144	00A-70L	MB814400A-80L		Unit
No.	Parameter Notes	Symbol	Min Max		Min	Max	K Min Max		
1	Time Between Refresh	t <sub>REF</sub>	_	128	_	128	_	128	ms
2	Random Read/Write Cycle Time	t <sub>RC</sub>	110	_	125	_	140	_	ns
3	Read-Modify-Write Cycle Time	t <sub>RWC</sub>	155	<u> </u>	175	_	195	_	ns
4	Access Time from RAS 6,9	t <sub>RAC</sub>	_	60		70	_	80	ns
5	Access Time from CAS 7,9	t <sub>CAC</sub>	_	15	_	20	_	20	ns
6	Column Address Access Time 8,9	t <sub>AA</sub>	_	30	_	35	_	40	ns
7	Output Hold Time	t <sub>oh</sub>	0	_	0	_	0	_	ns
8	Output Buffer Turn On Delay Time	t <sub>ON</sub>	0	_	0	_	0	_ :	ns
9	Output Buffer Turn off Delay Time 10	toff	_	15		15	_	20	ns
10	Transition Time	t <sub>T</sub>	2	50	2	50	2	50	ns
11	RAS Precharge Time	t <sub>RP</sub>	40	_	45	_	50	_	ns
12	RAS Pulse Width	t RAS	60	100000	70	100000	80	100000	ns
13	RAS Hold Time	t <sub>RSH</sub>	15	_	20	_	20	_	ns
14	CAS to RAS Precharge Time	tone	5	_	5	_	5		ns
15	RAS to CAS Delay Time [11,12]	t RCD	20	45	20	50	20	60	ns
16	CAS Pulse Width	t CAS	15		20		20		ns
17	CAS Hold Time	t <sub>CSH</sub>	60	_	70	_	80	_	ns
18	CAS Precharge Time (Normal) 19	t <sub>CPN</sub>	10	_	10	_	10	_	ns
19	Row Address Set Up Time	t <sub>ASR</sub>	0	_	0		0	_	ns
20	Row Address Hold Time	t <sub>RAH</sub>	10	_	10		10	_	ns
21	Column Address Set Up Time	t ASC	0	_	0	_	0	_	ns
22	Column Address Hold Time	t <sub>CAH</sub>	12	_	12	_	15	_	ns
23	RAS to Column Address Delay Time 13	t <sub>RAD</sub>	15	30	15	35	15	40	ns
24	Column Address to RAS Lead Time	t RAL	30		35	_	40		ns
25	Column Address to CAS Read Time	1 <sub>CAL</sub>	30		35	_	40		ns
26	Read Command Set Up Time	t <sub>RCS</sub>	0	_	0		0		ns
27	Read Command Hold Time Referenced to RAS	t <sub>RRH</sub>	0	_	0	_	0	_	ns
28	Read Command Hold Time Referenced to CAS	t <sub>RCH</sub>	0	_	0	_	0	_	ns
29	Write Command Set Up Time 15	twcs	0	-	0		0	_	ns
30	Write Command Hold Time	twch	10		10	_	12	_	ns
31	WE Pulse Width	t <sub>WP</sub>	10	_	10	_	12	_	ns
32	Write Command to RAS Lead Time	t <sub>RWL</sub>	15	_	20	_	20		ns
33	Write Command to CAS Lead Time	t <sub>CWL</sub>	15	_	18	_	20	_	ns
34	DIN set Up Time	t <sub>DS</sub>	0	_	0	_	0		ns
35	DIN Hold Time	t <sub>DH</sub>	10	_	10		12		ns
36	RAS to WE Delay Time	t <sub>RWD</sub>	85		95		110	_	ns
37	CAS to WE Delay Time	t <sub>CWD</sub>	40		45		50	_ ]	ns
38	Column Address to WE Delay Time	t <sub>AWD</sub>	55		60		70		ns
39	RAS Precharge time to CAS Active Time (Refresh cycles)	t <sub>RPC</sub>	0	-	0	-	0	-	ns

### AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

	commonded operating containing		MB8144	00A-60L	MB81440	0A-70L	MB8144	08A-80L	Unit
No.	Parameter Notes	Symbol	Min	Max	Min	Mex	Min	Max	
40	CAS Set Up Time for CAS-before- RAS Refresh	t <sub>CSR</sub>	0	-	0		0	-	ns
41	CAS Hold Time for CAS-before- BAS Refresh	t <sub>CHR</sub>	10	_	10		12		ns
42	WE Set Up Time from RAS 20	t wsR	0		0		0	_	ns
43	WE Hold Time from RAS 20	t <sub>WHR</sub>	10	-	10		10		ns
44	Access Time from OE 9	t <sub>OEA</sub>	_	15		20		20	ns
45	Output Buffer Turn Off Delay 10 from OE	t <sub>OEZ</sub>	_	15		15		20	ns
46	OE to RAS Lead Time for Valid Data	t OEL	10		10		10		ns
47	OE Hold Time Referenced to WE 16	t <sub>OEH</sub>	0		0		0		ns
48	OE to Data In Delay Time	t <sub>OED</sub>	15		15		20		ns
49	DIN to CAS Delay Time 17	t DZC	0		0		0_		ns
50	DIN to OE Delay Time 17	t <sub>DZO</sub>	0		0		0		ns
51	Fast Page Mode Read/Write Cycle Time	t PC	40	_	45		45		ns
52	Fast Page Mode Read-Modify-Write Cycle Time	t PRWC	85		93		100	_	ns
53	Access Time from CAS Precharge 9,18	t <sub>CPA</sub>		35		40		40	ns
54	Fast Page Mode CAS Precharge Time		10		10		10	<u> </u>	ns
55			<u> </u>	200000		200000		200000	ns
56	Fact Page Mode RAS Hold Time from		35		40		40	<u> </u>	ns
57	Fast Page Mode CAS Precharge to WE Delay Time	t <sub>CPWD</sub>	60		65		70		ns

#### Notes:

- Referenced to VSS.
- 2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open. lcc depends on the number of address change as  $\overline{RAS} = V \mathbb{L}$  and


CAS = VIH, VIL > -0.5V.

Icc1, Icc3 and Iccs are specified at three time of address change during RAS = VIL and CAS = VIH. Icc4 is specified at one time of address change during one Page

Iccs is the value in the Address fixed data.

- 3. An Initial pause (RAS = CAS = VIH) of 200 µs is required after power-up followed by any eight RAS -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS -before-RAS initialization cycles instead of 8 RAS cycles are required.
- AC characteristics assume t<sub>T</sub> = 5ns.
- 5.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also transition times are measured between VIH (min) and VIL (max).
- Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, trace will be increased by the amount that trace exceeds the value shown. Refer to Fig. 2 and 3.
- 7. IftRCD≥tRCD (max), tRAD≥tRAD (max), and tASC≥tAA -tCAC t T. access time is tOAC.
- 8. If trad≥trad (max) and tasc ≤taa -tcac -t +, access time is taa .


- Measured with a load equivalent to two TTL loads and 100 pF.
- 10. toff and toez is specified that output buffer change to high impedance state.
- 11. Operation within the trico (max) limit ensures that trac (max) can be met. tRCD (max) is specified as a reference point only; if tricd is greater than the specified tricd (max) limit, access time is controlled exclusively by toac or taa
- 12.  $t_{RCD}$  (min) =  $t_{RAH}$  (min)+2 $t_{T}$ + $t_{ASC}$  (min).
- 13. Operation within the  $t_{RAD}$  (max) limit ensures that  $t_{RAC}$  (max) can be met. tRAD (max) is specified as a reference point only; if  $t_{\mbox{\scriptsize RAD}}$  is greater than the specified  $t_{\mbox{\scriptsize RAD}}$  (max) limit, access time is controlled exclusively by toac or taa
- 14. Either trank or track must be satisfied for a read cycle.
- 15. twcs is specified as a reference point only. If twcs ≥twcs (min) the data output pin will remain High-Z state through entire cycle.
- 16. Assumes that twos < twos (min).
- 17. Either tozo or tozo must be satisfied.
- 18. 1CPA is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if top is long, topa is longer than topa (max).
- 19. Assuemes that CAS -before-RAS refresh.
- 20. Assuemes that Test mode function.





### **FUNCTIONAL TRUTH TABLE**


Operation Mode	Clock Input			Adı	Address Input Data				V. V.		
	FAS	OA5	WE	OE	Row	Column	Input	Output	Refresh	Mote	
Standby	н	Н	х	х	_	_	_	High-Z			
Read Cycle	L	L	Н	L	Valid	Valid	_	Valid	Yes *	tncs≥tncs (min)	
Write Cycle (Early Write)	L	L	L	х	Valid	Valid	Valid	High-Z	Yes *	twes≥twes (min)	
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes *		
HAS-only Refresh Cycle	L	Н	х	х	Valid	_		High-Z	Yes		
CAS-before- RAS Refresh Cycle	L	L	Н	х	_		_	High-Z	Yes	tcsn≥tcsn (min)	
Hidden Refresh Cycle	H→L	L	н	L	_	_	_	Valid	Yes	Previous data is kept.	
Test mode Set Cycle (CBR)	L	L	L	х	_	_	_	High-Z	Yes	t <sub>CSR</sub> ≥ t <sub>CSR</sub> (min) t <sub>WSR</sub> ≥ t <sub>WSR</sub> (min)	
Test mode Set Cycle (Hidden)	H→L	٦	L	х	<del></del>	_	_	Valid	Yes	t <sub>CSR</sub> ≥ t <sub>CSR</sub> (min) t <sub>WSR</sub> ≥ t <sub>WSR</sub> (min)	


X; "H" or "L"
"; It is impossible in Fast Page Mode

























Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 1024 row addresses every 128-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pin is kept in a high-impedance state.



WE must be held High for the specified set up time (tWSR) before RAS goes low in order not to enter "test mode".

17



WE must be held High for the specified set up time (tWSR) before RAS goed Low in order not to enter "test mode".




Fig. 17 - CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE RAS t CHR CSR CAS RAL t ASC COLUMN ADDRESS Aoto Ag WE tos 🗕 t DZC DQ VALID DATA IN (Input) t OED HIGH-Z HIGH-Z (Output) t OEH t <sub>DZO</sub> ÕE "H" or "L" Valid Data

#### DESCRIPTION

A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle. CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A9 are defined by the on-chip refresh counter.

Column Address: Bits A0 through A9 are defined by latching levels on A0-A9 at the second falling edge of CAS.

#### The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).


(At recommended operating conditions unless otherwise noted.)

			MB81440	10A-60L	MB81440	0A-70L	MB81440	0A-80L	Unit
No.	o. Parameter	Symbol	Min	Max	Min	Max	Min	Max	Ona
90	Access Time from CAS	t FCAC		50		55		60	ns
91	Column Address Hold Time	1 FCAH	30	_	30		35	_	ns
92	CAS to WE Delay Time	t FCWD	75		80	_	90		ns
93	CAS Pulse width	t FCAS	50	-	55		60		ns
94	RAS Hold Time	t <sub>FRSH</sub>	50	_	55		60		ns


Note . Assumes that CAS-before-RAS refresh counter test cycle only.

# **PACKAGE DIMENSIONS**

(Suffix:-PJN)




### PACKAGE DIMENSIONS (Continued)



### PACKAGE DIMENSIONS (Continued)

(Suffix:-PFTN)



#### All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete Information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.


The Information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

## PACKAGE DIMENSIONS (Continued)

(Suffix:-PFTR)



# **FUJITSU LIMITED**

For further information please contact:

#### Japan

FUJITSU LIMITED Integrated Circuits and Semiconductor Marketing Furukawa Sogo Bldg., 6-1, Marunouchi 2-chome Chiyoda-ku, Tokyo 100, Japan Tel: (03) 3216-3211 Telex: 781-2224361 FAX: (03) 3216-9771

#### North and South America

FUJITSU MICROELECTRONICS, INC. Integrated Circuits Division 3545 North First Street San Jose, CA 95134-1804 USA Tel: 408 -922-9000 Telex: 910-671-4915 FAX: 408-432-9044

#### Europe

FUJITSU MIKROELEKTRONIK GMBH Am Siebenstein 6–10, 6072 Dreieich-Buchschlag, Germany Tel: (06103) 690–0, Telex: 411963 fmg d, FAX: (06103) 690–122

#### Asia

FUJITSU MICROELECTRONICS ASIA PTE LIMITED 51 Bras Basah Road, Plaza By The Park, #06-04 to #06-07 Singapore 0718 Tel: 336-1600 Telex: 55573 FAX: 336-1609

© FWITSULIMITED 1992

SD-08287-001