

**Table 6-20. M2 MMX Instruction Set Clock Count Summary**

| <b>MMX INSTRUCTIONS</b>  | <b>OPCODE</b>  | <b>OPERATION</b>  | <b>CLOCK COUNT</b> | <b>NOTES</b> |
|--|--|---|--------------------|--------------|
| <b>EMMS</b> <i>Empty MMX State</i>   | 0F77   | Set the FP tag word ---> empty.   | 1                  |              |
| <b>MOVD</b> <i>Move Doubleword</i><br>Register to MMX Register<br>MMX Register to Register<br>Memory to MMX Register<br>MMX Register to Memory               | 0F6E [11 mm reg]<br>0F7E [11 mm reg]<br>0F6E [mod mm r/m]<br>0F7E [mod mm r/m]   | Move dword from MMX register ---> integer register/memory<br>or from integer register/memory ---> MMX register. | 1<br>1<br>1<br>1   |              |
| <b>MOVQ</b> <i>Move Quadword</i><br>MMX Register 2 to MMX Register 1<br>MMX Register 1 to MMX Register 2<br>Memory to MMX Register<br>MMX Register to Memory | 0F6F [11 mm1 mm2]<br>0F7F [11 mm1 mm2]<br>0F6F [mod mm r/m]<br>0F7F [mod mm r/m] | Move qword from MMX register ---> MMX register/memory<br>or from memory ---> MMX register.                      | 1<br>1<br>1<br>1   |              |
| <b>PACKSSDW</b> <i>Pack Dword with Signed Saturation</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register  | 0F6B [11 mm1 mm2]<br>0F6B [mod mm r/m]   | Pack, saturate signed dwords from MMX register and MMX register/<br>memory ---> signed words in MMX register.   | 1<br>1             |              |
| <b>PACKSSWB</b> <i>Pack Word with Signed Saturation</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register   | 0F63 [11 mm1 mm2]<br>0F63 [mod mm r/m]   | Pack, saturate signed words from MMX register and MMX register/<br>memory ---> signed bytes in MMX register.    | 1<br>1             |              |
| <b>PACKUSWB</b> <i>Pack Word with Unsigned Saturation</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register                                       | 0F67 [11 mm1 mm2]<br>0F67 [mod mm r/m]   | Pack, saturate signed words from MMX register and MMX register/<br>memory ---> unsigned bytes in MMX register.  | 1<br>1             |              |
| <b>PADDB</b> <i>Packed Add Byte with Wrap-Around</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register  | 0FFC [11 mm1 mm2]<br>0FFC [mod mm r/m]   | Sum packed byte from MMX register/memory ---> packed byte in MMX<br>register.                                   | 1<br>1             |              |
| <b>PADDD</b> <i>Packed Add Dword with Wrap-Around</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register   | 0FFE [11 mm1 mm2]<br>0FFE [mod mm r/m]   | Sum packed dword from MMX register/memory ---> packed dword in<br>MMX register.                                 | 1<br>1             |              |
| <b>PADDSB</b> <i>Packed Add Signed Byte with Saturation</i><br>MMX Register 2 to MMX Register1<br>Memory to Register   | 0FEC [11 mm1 mm2]<br>0FEC [mod mm r/m]   | Sum signed packed byte from MMX register/memory ---> signed packed<br>byte in MMX register and saturate.        | 1<br>1             |              |
| <b>PADDSW</b> <i>Packed Add Signed Word with Saturation</i><br>MMX Register 2 to MMX Register1<br>Memory to Register   | 0FED [11 mm1 mm2]<br>0FED [mod mm r/m]   | Sum signed packed word from MMX register/memory ---> signed packed<br>word in MMX register and saturate.        | 1<br>1             |              |
| <b>PADDUSB</b> <i>Add Unsigned Byte with Saturation</i><br>MMX Register 2 to MMX Register1<br>Memory to Register   | 0FDC [11 mm1 mm2]<br>0FDC [mod mm r/m]   | Sum unsigned packed byte from MMX register/memory ---> unsigned<br>packed byte in MMX register and saturate.    | 1<br>1             |              |
| <b>PADDUSW</b> <i>Add Unsigned Word with Saturation</i><br>MMX Register 2 to MMX Register1<br>Memory to Register   | 0FDD [11 mm1 mm2]<br>0FDD [mod mm r/m]   | Sum unsigned packed word from MMX register/memory ---> unsigned<br>packed word in MMX register and saturate.    | 1<br>1             |              |
| <b>PADDW</b> <i>Packed Add Word with Wrap-Around</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register  | 0FFD [11 mm1 mm2]<br>0FFD [mod mm r/m]   | Sum packed word from the MMX register/memory ---> packed word in<br>the MMX register.                           | 1<br>1             |              |
| <b>PAND</b> <i>Bitwise Logical AND</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register  | 0FDB [11 mm1 mm2]<br>0FDB [mod mm r/m]   | AND 64 bits from the MMX register/memory ---> the MMX register.   | 1<br>1             |              |

# = immediate 8-bit data

a = Cyrix Enhanced Instruction

**Table 6-20. M2 MMX Instruction Set Clock Count Summary (Continued)**

| <b>MMX INSTRUCTIONS</b>  | <b>OPCODE</b>  | <b>OPERATION</b>   | <b>CLOCK COUNT</b> | <b>NOTES</b> |
|--|--|--|--------------------|--------------|
| <b>PANDN</b> <i>Bitwise Logical AND NOT</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register                                       | 0FDF [11 mm1 mm2]<br>0FDF [mod mm r/m]                       | Invert the 64 bits in the MMX register, AND inverted the MMX register with the MMX register/memory.  | 1<br>1             |              |
| <b>PCMPEQB</b> <i>Packed Byte Compare for Equality</i><br>MMX Register 2 with MMX Register1<br>Memory with MMX Register                        | 0F74 [11 mm1 mm2]<br>0F74 [mod mm r/m]                       | Compare packed byte in the MMX register/memory with packed byte in the MMX register for equality.  | 1<br>1             |              |
| <b>PCMPEQD</b> <i>Packed Dword Compare for Equality</i><br>MMX Register 2 with MMX Register1<br>Memory with MMX Register                       | 0F76 [11 mm1 mm2]<br>0F76 [mod mm r/m]                       | Compare packed dword in the MMX register/memory with packed dword in the MMX register for equality.  | 1<br>1             |              |
| <b>PCMPEQW</b> <i>Packed Word Compare for Equality</i><br>MMX Register 2 with MMX Register1<br>Memory with MMX Register                        | 0F75 [11 mm1 mm2]<br>0F75 [mod mm r/m]                       | Compare packed word in the MMX register/memory with packed word in the MMX register for equality.  | 1<br>1             |              |
| <b>PCMPGTB</b> <i>Pack Compare Greater Than Byte</i><br>MMX Register 2 to MMX Register1<br>Memory with MMX Register                            | 0F64 [11 mm1 mm2]<br>0F64 [mod mm r/m]                       | Compare packed byte in the MMX register with packed byte in the MMX register/memory for greater value.   | 1<br>1             |              |
| <b>PCMPGTD</b> <i>Pack Compare Greater Than Dword</i><br>MMX Register 2 to MMX Register1<br>Memory with MMX Register                           | 0F66 [11 mm1 mm2]<br>0F66 [mod mm r/m]                       | Compare packed dword in the MMX register with packed dword in the MMX register/memory for greater value.   | 1<br>1             |              |
| <b>PCMPGTW</b> <i>Pack Compare Greater Than Word</i><br>MMX Register 2 to MMX Register1<br>Memory with MMX Register                            | 0F65 [11 mm1 mm2]<br>0F65 [mod mm r/m]                       | Compare packed word in the MMX register with packed word in the MMX register/memory for greater value.   | 1<br>1             |              |
| <b>PMADDWD</b> <i>Packed Multiply and Add</i><br>MMX Register 2 to MMX Register 1<br>Memory to MMX Register                                    | 0FF5 [11 mm1 mm2]<br>0FF5 [mod mm r/m]                       | Multiply the packed word in the MMX register by the packed word in the MMX register/memory. Sum the 32-bit results pairwise and store in the MMX register as dword.                          | 2<br>2             |              |
| <b>PMULHW</b> <i>Packed Multiply High</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register   | 0FE5 [11 mm1 mm2]<br>0FE5 [mod mm r/m]                       | Multiply the signed packed word in the MMX register by the signed packed word in the MMX register/memory, then store the high-order 16-bits (bits 31-16) of the results in the MMX register. | 2<br>2             |              |
| <b>PMULLW</b> <i>Packed Multiply Low</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register  | 0FD5 [11 mm1 mm2]<br>0FD5 [mod mm r/m]                       | Multiply the packed word in the MMX register with the packed word in the MMX register/memory, then store the low-order 16 bits of the results in the MMX register.                           | 2<br>2             |              |
| <b>POR</b> <i>Bitwise OR</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register  | 0FEB [11 mm1 mm2]<br>0FEB [mod mm r/m]                       | OR 64 bits from the MMX register/memory with the MMX register.   | 1<br>1             |              |
| <b>PSLLD</b> <i>Packed Shift Left Logical Dword</i><br>MMX Register 1 by MMX Register 2<br>MMX Register by Memory<br>MMX Register by Immediate | 0FF2 [11 mm1 mm2]<br>0FF2 [mod mm r/m]<br>0F72 [11 110 mm] # | Shift dwords in the MMX register left by amount specified in the MMX register/memory/imm8, while shifting in zeros.  | 1<br>1<br>1        |              |
| <b>PSLLQ</b> <i>Packed Shift Left Logical Qword</i><br>MMX Register 1 by MMX Register 2<br>MMX Register by Memory<br>MMX Register by Immediate | 0FF3 [11 mm1 mm2]<br>0FF3 [mod mm r/m]<br>0F73 [11 110 mm] # | Shift the MMX register left by amount specified in the MMX register/memory/imm8, while shifting in zeros.  | 1<br>1<br>1        |              |

# = immediate 8-bit data

a = Cyrix Enhanced Instruction

**Table 6-20. M2 MMX Instruction Set Clock Count Summary (Continued)**

| MMX INSTRUCTIONS   | OPCODE  | OPERATION  | CLOCK COUNT | NOTES |
|--|---|--|-------------|-------|
| <b>PSLLW</b> <i>Packed Shift Left Logical Word</i><br>MMX Register 1 by MMX Register 2<br>MMX Register by Memory<br>MMX Register by Immediate      | 0FF1 [11 mm1 mm2]<br>0FF1 [mod mm r/m]<br>0F71 [11 110mm] # | Shift words in the MMX register left by amount specified in the MMX register/memory/imm8, while shifting in zeros.       | 1<br>1<br>1 |       |
| <b>PSRAD</b> <i>Packed Shift Right Arithmetic Dword</i><br>MMX Register 1 by MMX Register 2<br>MMX Register by Memory<br>MMX Register by Immediate | 0FE2 [11 mm1 mm2]<br>0FE2 [mod mm r/m]<br>0F72 [11 100 mm]  | Shift dwords in the MMX register right by amount specified in the MMX register/memory/imm8, while shifting in sign bits. | 1<br>1<br>1 |       |
| <b>PSRAW</b> <i>Packed Shift Right Arithmetic Word</i><br>MMX Register 1 by MMX Register 2<br>MMX Register by Memory<br>MMX Register by Immediate  | 0FE1 [11 mm1 mm2]<br>0FE1 [mod mm r/m]<br>0F71 [11 100 mm]  | Shift words in the MMX register right by amount specified in the MMX register/memory/imm8, while shifting in sign bits.  | 1<br>1<br>1 |       |
| <b>PSRLD</b> <i>Packed Shift Right Logical Dword</i><br>MMX Register 1 by MMX Register 2<br>MMX Register by Memory<br>MMX Register by Immediate    | 0FD2 [11 mm1 mm2]<br>0FD2 [mod mm r/m]<br>0F72 [11 010 mm]  | Shift dwords in the MMX register right by amount specified in the MMX register/memory/imm8, while shifting in zeros.     | 1<br>1<br>1 |       |
| <b>PSRLQ</b> <i>Packed Shift Right Logical Qword</i><br>MMX Register 1 by MMX Register 2<br>MMX Register by Memory<br>MMX Register by Immediate    | 0FD3 [11 mm1 mm2]<br>0FD3 [mod mm r/m]<br>0F73 [11 010 mm]  | Shift words in the MMX register right by amount specified in the MMX register/memory/imm8, while shifting in zeros.      | 1<br>1<br>1 |       |
| <b>PSRLW</b> <i>Packed Shift Right Logical Word</i><br>MMX Register 1 by MMX Register 2<br>MMX Register by Memory<br>MMX Register by Immediate     | 0FD1 [11 mm1 mm2]<br>0FD1 [mod mm r/m]<br>0F71 [11 010 mm]  | Shift words in the MMX register right by amount specified in the MMX register/memory/imm8, while shifting in zeros.      | 1<br>1<br>1 |       |
| <b>PSUBB</b> <i>Subtract Byte With Wrap-Around</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register                                    | 0FF8 [11 mm1 mm2]<br>0FF8 [mod mm r/m]                      | Subtract packed byte in the MMX register/memory from packed byte in the MMX register.                                    | 1<br>1      |       |
| <b>PSUBD</b> <i>Subtract Dword With Wrap-Around</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register                                   | 0FFA [11 mm1 mm2]<br>0FFA [mod mm r/m]                      | Subtract packed dword in the MMX register/memory from packed dword in the MMX register.                                  | 1<br>1      |       |
| <b>PSUBSB</b> <i>Subtract Byte Signed With Saturation</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register                             | 0FE8 [11 mm1 mm2]<br>0FE8 [mod mm r/m]                      | Subtract signed packed byte in the MMX register/memory from packed byte in the MMX register and saturate.                | 1<br>1      |       |
| <b>PSUBSW</b> <i>Subtract Word Signed With Saturation</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register                             | 0FE9 [11 mm1 mm2]<br>0FE9 [mod mm r/m]                      | Subtract signed packed word in the MMX register/memory from signed packed word in the MMX register and saturate.         | 1<br>1      |       |
| <b>PSUBUSW</b> <i>Subtract Word Unsigned With Saturation</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register                          | 0FD9 [11 mm1 mm2]<br>0FD9 [11 mm reg]                       | Subtract unsigned packed word in the MMX register/memory from unsigned packed word in the MMX register and saturate.     | 1<br>1      |       |

# = immediate 8-bit data

a = Cyrix Enhanced Instruction

**Table 6-20. M2 MMX Instruction Set Clock Count Summary (Continued)**

| <b>MMX INSTRUCTIONS</b>  | <b>OPCODE</b>                          | <b>OPERATION</b>   | <b>CLOCK COUNT</b> | <b>NOTES</b> |
|--|--|--|--------------------|--------------|
| <b>PSUBUSB</b> <i>Subtract Byte Unsigned With Saturation</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register          | 0FD8 [11 mm1 mm2]<br>0FD8 [11 mm reg]  | Subtract unsigned packed byte in the MMX register/memory from unsigned packed byte in the MMX register and saturate. | 1<br>1             |              |
| <b>PSUBW</b> <i>Subtract Word With Wrap-Around</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register                    | 0FF9 [11 mm1 mm2]<br>0FF9 [mod mm r/m] | Subtract packed word in the MMX register/memory from packed word in the MMX register.                                | 1<br>1             |              |
| <b>PUNPCKHBW</b> <i>Unpack High Packed Byte Data to Packed Words</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register  | 0F68 [11 mm1 mm2]<br>0F68 [11 mm reg]  | Interleave bytes from the high halves of the MMX register and the MMX register/memory ---> the MMX register.         | 1<br>1             |              |
| <b>PUNPCKHDQ</b> <i>Unpack High Packed Dword Data to Qword</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register        | 0F6A [11 mm1 mm2]<br>0F6A [11 mm reg]  | Interleave dwords from the high halves of the MMX register and the MMX register/memory ---> the MMX register.        | 1<br>1             |              |
| <b>PUNPCKHWD</b> <i>Unpack High Packed Word Data to Packed Dwords</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register | 0F69 [11 mm1 mm2]<br>0F69 [11 mm reg]  | Interleave words from the high halves of the MMX register and the MMX register/memory ---> the MMX register.         | 1<br>1             |              |
| <b>PUNPCKLBW</b> <i>Unpack Low Packed Byte Data to Packed Words</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register   | 0F60 [11 mm1 mm2]<br>0F60 [11 mm reg]  | Interleave bytes from the low halves of the MMX register and the MMX register/memory ---> the MMX register.          | 1<br>1             |              |
| <b>PUNPCKLDQ</b> <i>Unpack Low Packed Dword Data to Qword</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register         | 0F62 [11 mm1 mm2]<br>0F62 [11 mm reg]  | Interleave dwords from the high halves of the MMX register and the MMX register/memory ---> the MMX register.        | 1<br>1             |              |
| <b>PUNPCKLWD</b> <i>Unpack Low Packed Word Data to Packed Dwords</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register  | 0F61 [11 mm1 mm2]<br>0F61 [11 mm reg]  | Interleave words from the high halves of the MMX register and the MMX register/memory ---> MMX register.             | 1<br>1             |              |
| <b>PXOR</b> <i>Bitwise XOR</i><br>MMX Register 2 to MMX Register1<br>Memory to MMX Register  | 0FEF [11 mm1 mm2]<br>0FEF [11 mm reg]  | XOR 64 bits from the MMX register/memory ---> the MMX register   | 1<br>1             |              |

# = immediate 8-bit data

a = Cyrix Enhanced Instruction