References to Suggested Readings

A	I
Application Push; x	Instruction Level Parallelism; 181
B Books and Articles on Computer Architecture and	Instruction Set Design; 15 Instruction Window; 76 ISA Bus; 386
Microprocessors; xiii	K
Branch Prediction; 108	K6 3D Technology; 75
С	0,7
Cache Design; 109	M
Complete Description of the x86 Instruction Set Architecture; 64	MESI Protocol; 110 Model Specific Registers; 95
D	0
Data Communications and Networking; 367 Design and Implementation of High Performance	Operand Forwarding; 236
Pipelines; 161 Design for Testability; 10	P
Digital and Integrated Circuit Design; 190	PC Design Guides; 325 PCI Bus; 400
E	Pipeline Design; 302 Plug and Play; 339
Early Environment Substitution Techniques; 186	Precise Interrupts; 178
Environment Substitution; 138	Processor Local Buses; 425
Examples of Platform and Systems-Related Literature Resources; xv	Processor Memory Mismatch Problem; 112
Expanding Microinstructions; 144	R
F	Register Bypassing; 236
	Register Renaming; 94
Full-Custom Design; 21	Reorder Buffer; 308 Reorder buffer: 134

Reservation Station; 76

Return Address Stacks in Microprogrammable

Processors; 216

S

Semi-Custom Design; 21

T

Technology Pull; x
The Evolution of Architecture Description
Languages; 20
The von Neumann Machine; 14

U

USB; 375