List of Figures

1 Microprocessors, Platforms, and Systems 1

Figure 1.1 Design Process **5**
Figure 1.2 3D Graphics PC Platform **36**
Figure 1.3 Photograph of a 3D Graphics Motherboard **37**

2 A Microarchitecture Case Study 63

Figure 2.1 K6 Die Photograph and Overlay **68**
Figure 2.2 K6 3D Block Diagram **69**
Figure 2.3 RUX and RUY Execution Units **81**
Figure 2.4 Upper and Lower Portions of the Processor **87**
Figure 2.5 Instruction Buffer, Instruction Registers 1 & 2, and the Decoders **114**
Figure 2.6 Instruction Buffer Index 0 Multiplexer **115**
Figure 2.7 Predecoder Logic **116**
Figure 2.8 Decoder OpQuads and Scheduler OpQuads **127**
Figure 2.9 The Scheduler and Its Centralized Buffer **130**
Figure 2.10 OpQuad ROM, Vector Decoder, and Exception Decoder **139**
Figure 2.11 Displacement Buses from Decoder **149**
Figure 2.12 Integer and Single-Cycle MMX RUX/RUY Pipeline Stages **159**
Figure 2.13 Generic Pipeline Stages **160**
Figure 2.14 2-Cycle MMX and 3D RUX/RUY Pipeline Stages **163**
Figure 2.15 LU Pipeline Stages **164**
Figure 2.16 The LU Intermediate or Execution Pipeline Stages **165**
Figure 2.17 Sources of Segment Base and Limit, Scaled Index, and Displacement Values **166**
Figure 2.18 SU Pipeline Stages **167**
Figure 2.19 The Intermediate or Execution SU Pipeline Stages and Store Queue Access **168**
Figure 2.20 Store Commit Pipeline Stages **169**

Figure 2.21 The BRU Pipeline Stages **175**
Figure 2.22 System Interface Unit **180**

3 The K6 3D Microarchitecture 183

Figure 3.1 Example of One Bit of a Static Field **187**
Figure 3.2 Example of One Bit of a Dynamic Field **191**
Figure 3.3 Common Pipeline Stages for All RegOps, LdOps, and StOps **221**
Figure 3.4 Op Issue Selection **230**
Figure 3.5 Scan Chain Style Implementation of Op Selection **231**

4 Technology Components of Platform Architecture 315

Figure 4.1 PC Platform Categories and Subcategories **323**
Figure 4.2 Example ATX Motherboard Layout **341**
Figure 4.3 Example ATX Connector Placement Viewed From Rear of Board **341**
Figure 4.4 Device Bay Conceptual Drawings **345**
Figure 4.5 Comparison of Thick and Thin Coaxial Cables used for Ethernet **356**
Figure 4.6 Comparison of Ethernet Types **359**
Figure 4.7 Common Ethernet Connectors and Cables **360**
Figure 4.8 Bandwidth of Channels and Links (Bandwidth in Mbits per second, Logarithmic Scale) **363**
Figure 4.9 Expected Growth in Microprocessor Clock Speed **369**
Figure 4.10 Microarchitectural Performance vs Time **370**
Figure 4.11 Example USB Interconnect Use in a Small System **373**
Figure 4.12 USB Connector and Port **373**
Figure 4.13 Drawing of USB Connector and Port Internal Detail **373**
Figure 4.14 Six-Wire External Port and Plug Connector **376**
Figure 4.15 Common SCSI Connectors **379**
Figure 4.16 View of 8-bit ISA Card Edge Adjacent to 8-bit Portion of ISA Card Slot **382**
Figure 4.17 Views of PCI Card Slots and PCI Card Edge **391**
Figure 4.18 Comparison of Popular Card Slots **392**
Figure 4.19 Matrix of PCI Card Types and Associated Compatible Slots **398**
Figure 4.20 AGP Card Types and Associated Compatible Connectors **408**
Figure 4.21 Views of AGP Slot and AGP Card Edge **409**
Figure 4.22 321-pin SPGA Package **411**

Figure 4.23 AMP ZIF **412**
Figure 4.24 Same Scale Comparison of Sockets 4, 5 and 7 **413**
Figure 4.25 Split Power Planes for Dual-Supply Processors **416**

5 Platform Memory Technology 427

Figure 5.1 Asynchronous DRAM Block Diagram **429**
Figure 5.2 Abstract View of DRAM Analog Core **429**
Figure 5.3 Simplified Asynchronous DRAM Read Timing **433**
Figure 5.4 Primary Elements of a Rambus-Based System **436**
Figure 5.5 Topology Details of the Rambus Channel **438**
Figure 5.6 Rambus Channel Signaling **439**
Figure 5.7 Example Rambus Interface with Memory Controller **440**
Figure 5.8 The AMD-640 System Controller (A North-Bridge) **445**
Figure 5.9 All SDRAM Bank Configuration of the AMD-640 **445**
Figure 5.10 DRAM Control Registers in the AMD-640 System Controller **447**
Figure 5.11 SDRAM Operating Modes **450**
Figure 5.12 Bank-Pairing **451**
Figure 5.13 Mapping of Physical Address Bits to Row and Column Address Bits in the AMD-640 System Controller **457**

6 Platform Optimization Techniques and Directions 463

Figure 6.1 Rate Degradation **474**
Figure 6.2 Roles of Platform Components in 3D Graphics **482**
Figure 6.3 3D Graphics Pipeline Stages (The Geometry Stage) **486**
Figure 6.4 3D Graphics Pipeline Stage (The Rendering Stage and The Display Stage) **487**
Figure 6.5 Methods of Connectivity **496**
Figure 6.6 Variations in Internet Bandwidth **496**
Figure 6.7 66MHz Socket 7 Bus Platform **503**
Figure 6.8 A 100MHz Super 7 Bus Platform **503**
Figure 6.9 A 100MHz Super 7 Bus Platform with Backside Cache **504**
Figure 6.10 AMD-K7 Processor **507**
Figure 6.11 Communications Bandwidth Ascension **509**
Figure 6.12 Internet-Connected Computation **511**
Figure 6.13 Intranet-Connected Computation **512**