Glossary/Index

Numerics	Abort handling; 207
100Base TX is a variant of 100Base T; 356	Abort signal (early); 208
	Abort signal (late); 208
100BaseT (Fast Ethernet); 356 100BaseTX; 364	Abortable operation; 132
	Abortable refers to changes that can be speculatively
10Base2 (Thin Ethernet); 356	performed and later backed out of (see non-
10Base5 (Thick Ethernet); 356	abortable); 73
10BaseT; 354, 364	Abortable state changes; 72, 133
10BaseT (Twisted-pair Ethernet); 356	Aborts for mispredicted BRCOND Ops; 277
1394; 374	AC-3; 344
1394 buses; 387	Access check; 172
1394 TA (IEEE 1394 Trade Association); 377	Access time refers to the combined row and column access
2D graphics accelerator refers to a special processor that	intervals of the DRAM; 431
executes display command lists to build and move bit-	ACPI; 344, 349
maps and pixel maps in the video memory; 48	ACPI (Advanced Configuration and Power Interface)
2D refers to 2D graphics accelerator; 324	refers to a specification and language that enables OS
3D; 48, 80, 368	power control over installed devices; 346
3D Audio, 3D Sound, or Positional Audio, describes	Action field; 141, 155
multi-channel audio systems that employ signal	Active fault condition; 176
processing to enhance or emphasize positional or	ActiveX; 344
dimensional effects for simulating reflections, depth	ActiveX refers to time-based APIs used for creation,
and spaciousness, and directionality of sounds; 336	coordination, and management of synchronized
3D graphics acceleration; 387	multimedia streaming data; 343
3D graphics accelerator renders 3D triangles into pixels in	ADC (analog-to-digital converter); 335
the frame buffer, often incorporating texture maps in	Address latch; 142
the process; 48	Address pipelining refers to the assertion of ADS! before
3D refers to 3D graphics accelerator; 324	the last assertion of BRDY! in the current bus-
3D rendering models; 490	cycle; 424
3D Sound; 336	ADSL (Asymmetric DSL) refers to a variant of DSL in
486-compatible (Intel) burst order refers to a round-robin	which the downstream and upstream rates are
burst order that was used in the 486, where the	different; 354
sequence direction is a function of the even/odd status	ADSL Forum is a group formed to educate and promote
of the critical quadword; 422	ADSL technology to telephone companies and their
66 MHz PCI; 399	suppliers; 355
	Advanced Configuration and Power Interface; 325
A	Advancing OpQuads in the scheduler; 195
	AGP; 324, 386, 391, 395, 408
Abort cycle; 83, 85, 168, 176	
Abort cycle generation; 296	AGP 2x mode; 408

AGP 4x mode; 408

AGP, or Advanced Graphics Port, refers to a special port on the North-Bridge. It permits the high-bandwidth transfer of texture data from the main memory to the display adapter for 3D graphics effects; 49

Alternate handler address; 171

ANSI T1.413-1995 refers to the ANSI Standard for ADSL; 355

API; 342, 343

API, or Application Programming Interface, refers to the collection of routine calls that comprise a system-software facility; 38

Appliance-like operation refers to a PC that is unobtrusive, always ready yet energy efficient, and extremely simple to install, operate, maintain, and upgrade; 344

Application push; ix, x

AppStation Mode refers to a mode in which knowledge users may run any one of multiple management-selected business applications; 349

Arbitration is the process by which a competing process wins access to a resource that is subject to contention: 471

Architectural machine state; 88

Architectural register file ports; 254

Architectural register file refers to the set of registers accessible by the instruction set for storing values associated with operand values, status flags, and other architectural state related information; 88, 93, 302

Architectural register set; 88

Architecture refers to the instruction set, resources, and features of a processor that are visible to software programs running on the processor.; xi

Asynchronous bus refers either to a handshaken bus, or a clockless bus, depending on the context; 383

Asynchronous clocks refers to two clock signals which do not maintain frequency or phase relationships of interest; 383

Asynchronous logic refers to clockless logic; 383 ATA/IDE; 376, 402

Attachments refers to logically separate files embedded within an e-mail message; 362

ATX Power Supply refers to a power supply that is capable of being managed by the platform's BIOS to provide energy savings; 46

Avoiding deadlock; 298

B

Backbone; 354

Backbone refers to a link, which may couple, ring, or span, major metropolitan areas; 365

Back-buffer refers to a frame buffer in a two frame buffer implementation into which display frames are rendered; 48

Back-side caches use a dedicated bus, separate from the processor local bus; 45

BARs (Base Address Registers) refers to programmable registers that define memory or I/O windows in PCI Bus bridges; 401

Base; 78

Basic PC refers to a metacategory defined to include the Consumer PC, Office PC, Mobile, and Workstation subcategories; 323

Baud refers to a measure of effective signal changes per second. The band rate may be greater that the bit per second rate due to the use of signal encoding techniques; 403

Behavioral (functional) simulation; 23

Benchmarks (see workloads); 4

BHT (see branch history table); 106

BIOS; 346, 382

Bitline refers to a column/data line. The column address selects a particular bitline for coupling to the I/O; 430

Bitmap display refers to a display subsystem that permits the definition of window boundaries and other screen graphics with resolution that is conceptually the same as the pixel resolution of the display; 331

Block size; 370

Boundary-scan test access port; 97

Branch condition; 107 Branch direction; 105 Branch history table; 106

Branch prediction; 108

Branch resolution logic; 135, 227, 258

Branch resolving unit; 77, 105, 107

Branch target address; 105

BRCOND Op; 155, 227

BRCOND Op resolution logic; 265

BRI (Basic Rate Interface) is the most common type of ISDN, consisting of two independent 64-Kpbs (56-Kbps in some places) "B" channels for data and a "D" channel for control; 352

Bridge chips act to couple all of the other motherboard components together. Bridge chips historically have been collectively referred to as the chipset, core logic, or

Cache-line refers to the fundamental entry-size around system logic of the motherboard; 39 which a cache is organized; 421 Bridge/Controller crossing transfer decode schemes; 479 BrOp-related abort; 88 Cache-line replacement; 112 BRU (see branch resolving unit); 77 CardBus; 402 BRU pipeline (also called the BrOp pipeline); 162, 174 CardBus is an PCI Bus variation that is used in laptops as BSR (subroutine branch Op); 155 a second expansion bus dedicated to removable PC BTC (branch target cache); 106 Cards. The CardBus is bridged to a standard PCI Bus Built-in self-test (BIST); 97 for non-CardBus peripherals; 395 Burst; 388, 392 CAS! (column-address strobes) refers to control signals used to latch the column addresses within the DRAM Burst bus transaction; 72 Burst read cycle; 112 for accessing the internal rectangular storage Burst transfers; 434 matrix.; 430 Burst transfers consist of contiguous data transfers sent cc-dep (see cc-dependent RegOp); 151 without their associated address information; 393 cc-dependent RegOp; 263 Burst-mode transfer refers to bus transactions having a Cell placement; 33 lead-off transfer followed by a burst transfer; 393 Characterizing cell timing; 29 Bus — Socket 7; 410 Chip input/output design; 31 Bus bridges selectively couple two buses for crossing CIM (Common Interface Model) refers to an objecttransfers; 393 oriented version of DMI that permits cross-platform Bus cycle; 70 interoperable management over intranets and the Bus features for multimedia applications; 388 Internet; 348 Bus protocol refers to the method the bus uses to Circuit level model; 26 communicates address, data, command, and status Circuit level simulation; 26 information between source and destination Clearing byte marks; 280, 281 devices; 383 Clients refers to platforms that connect to a server to make Bus-cycle pipelining refers to the overlapping of adjacent use of the server's resources; 362 bus cycles; 424 Clock cycle; 131 Bus-cycle timing refers to the number of clock cycles for a Clock distribution; 31 particular transaction type; 383 Clocked buses include a clock signal among the bus Bus-mastering; 371 signals to provide a reference for the sequential logic Bus-mastering peripherals are initialized by the processor associated with the bus interfaces at both the source and and then autonomously carry out transfers, primarily destination; 383 Cloned LdOps; 172 between a peripheral device and memory, permitting the processor to carry out another task while the bus-Cloned StOps; 174 master transfer is on-going; 388 CLUT, or Color Look Up Table, is a hardware colormap Byte addressing; 443 used to convert pseudocolor pixel data to the desired true-color pixel data; 51 CMOS Memory; 381, 382 CMOS Memory is a PC platform component that holds Cable modems use specially conditioned segments of the key system-hardware configuration-parameters. A existing cable TV infrastructure to provide backup battery powers it; 40 bidirectional high-bandwidth communication Code dependent RegOp; 259 channels for Internet connectivity; 352 Code fragment; 72, 83 Cable Television Laboratories, Inc.; 353 Codec is a hardware device, subsystem, or signal CableLabs (Cable Television Laboratories, Inc.) is a processing software that combines both a Coder and research and development consortium of cable Decoder. More broadly, a codec is a standard for television system operators; 353 implementing digital audio or video; 335 Cache; 324 Coding refers to mapping the continuous voltage levels of

Cache prefetching; 112

verification); 27

Co-verification is a process which attempts to prove the samples to a discrete voltage level representable by the fixed bit-width of a digital word; 335 functional equivalence of two representations of a Color depth is the number of bits assigned per pixel to design (see co-simulation); 27 represent the pixel's color; 51 CPUID instruction; 466 Color depth, relates to the number of available colors that Critical-item first burst orders retrieve the criticalcan be explicitly specified for a pixel; 49 quadword first; 422 Color space, relates to different standard paradigms for Critical-item refers to the requested location within a specifying color; 49 cache line; 422 Commit stage; 166 Crossing transfer refers to a data transfer carried out over two coupled buses via a bus-bridge; 479 Commitment constraints; 274 Crossing-transfers selectively couple the processor bus Commitment criterion; 287 Commitment process; 286 with the PCI bus; 393 Cycle time is the access time plus the precharge Committed; 77 Common Architecture; 399 interval; 431 Cycle-accurate model; 25 Comparative Analysis Combined reservation station and reorder buffer; 129 Cycle-based simulation; 25 Pentium II micro-ops; 124 Predecode logic; 118 D Compatibility test suite; 12 DAC (digital-to-analog converter); 335 Compatibility testing; 8, 10 Data concentration refers to multi-user access to storage Completion of operand transfer; 240 servers via networking technologies, with an emphasis Compression refers to reducing file sizes; 350 on reducing client storage; 497 Condition code; 107 Data Over Cable Service Interface Specifications; 353 Condition code dependent (see cc-dep and cc-Data staging; 370 dependent); 151 Data -TLB (also called D-TLB); 79 Configuration register; 99, 102 D-cache; 173 Connectivity describes the interconnection of PC D-cache TLB; 180 platforms, particularly with servers, via data Debug mode; 97 communications and network technologies; 350 Debugging a design; 25 Connectivity refers to the connection of a PC platform to Decode PC refers to the pointer into the instruction buffer computing, storage, or I/O resources; 495 that points to the start of the instruction to be Consumer PC refers to a desktop platform targeted at, and decoded; 122 optimized for, the consumer market segment; 325 Decoder combinations; 126 Consumer segment is the PC market segment centered on Decoder Op format; 143 providing entertainment or amusement, self-paced Decoder OpQuad; 128, 184 education (especially for school-age children), and Decoder OpQuad field notation; 199 enhancing personal productivity, while meeting acute Decoder OpQuad LdOp and StOp format; 143 cost sensitivities; 328 Decoder OpQuad LIMM Op format; 158 Content connotes the type of subject matter that the user Decoder OpQuad RegOp format; 150 chooses to access or manipulate on the platform; 498 Decoder OpQuad SpecOp format; 155 Contention means the simultaneous competition for a Decoding of x86 instructions; 123 system resource, in particular a bus. Such competition Decompression refers to restoring compressed files to results in stalls and increased latencies; 471 original form; 350 Contention resolution logic; 280 Decoupled decode/execution occurs in a Continuous numbering of Ops; 281 microarchitecture when the decode of instructions Co-simulation describes the situation where two different takes place independently of the issuing and execution types of models are simulated together (see co-

of operations (see decoupled execution/

commitment); 77

Decoupled decode/execution structure; 160 Indirect register names; 140 Decoupled execution/commitment microarchitecture Interpretation of RegOp type field; 151 occurs in a microarchitecture when the execution of K6 3D code optimizations; 65 operations takes place independently of the L1-Cache design; 111 commitment of the results of these operations (see LdOp worst case misaligned access; 172 decoupled decode/ececution); 77 Linearly indexed cache; 79 Decoupled execution/commitment structure; 160 Memory aligned; 80 Deep pipeline; 161 Memory Bank Configurations in the AMD-640; 452 Default handler address; 141, 171 Memory Bank Selection for Asynchronous DRAM in Defining a processor's instruction set architecture; 13 the AMD-640; 454 Microarchitectural faults and traps; 85 Departmental servers are used in organized collections of servers used in divisional or secondary data centers. Multiple Ops within an OpQuad requiring abort cycle They support site intranets, project databases, and processing; 279 departmental services such as e-mail and remote access Number of MMX registers; 91 modem connections; 326 One memory write per cycle; 286 Operand forwarding; 236 Dependence checks; 225 OpQuad retirement; 296 Dependencies; 132 Dependency checking; 225 Physically tagged cache; 79 Design for Testability (DFT); 9 Position in the scheduler and program order; 132 Design Notes Register aligned; 80 Register bypassing; 236 Abortable, permanent, and non-abortable state Register size specification; 93 changes; 274 Address Signals and Address Control in the AMD-RegOp bumping; 247 640; 458 Representation of an invalid Op; 208 Restarting the upper portion of the processor; 86 Alternate handler address (see default handler Scheduler entries hold register and status flag address); 171 Architectural register file ports; 254 results; 187 Cache related issues; 73 SDD and SD2D bits; 101 Clearing byte marks 1; 280 Simplifications and reductions in logic; 259 Clearing byte marks 2; 281 Simultaneously decoding ESC and MMX Committing and retiring OpQuads; 273 instructions; 126 Configuration Register Access in the AMD-640; 446 Sources of Main Memory Traffic; 444 Decoder OpQuads, scheduler OpQuads, and OpQuad State and position are independent; 131 templates; 141 StOp worst case misaligned access; 174 Default handler address (see alternate handler Store data register value for a StOp; 224 address); 171 System BIOS Memory Detection using the AMD-640; 459 Definition of a NoOP; 158 Difference in BLL and SLL Op; 152 Transparency of cloned LdOps; 172 Transparency of cloned StOps; 174 Distinguishing Socket 4, 5 and 7 Devices; 413 DRAM Type and Size Support in the AMD-640; 460 Unsuccessful predecode; 120 Dual ported; 167 Upper limit of memory; 103 Dual ported TLB; 167 Using C++ as an HDL; 24 Enhanced RISC86 microarchitecture; 71 Valid source operand bytes for CHKS and Execution of status flag dependent Ops; 131 WRDR; 153 Expanded segment register address space; 148 VCC2DET; 418 False self-modifying code traps; 136 ZEXT8, SEXT8, ZEXT16, and SEXT16 RegOp; 152 FPU register renaming; 312 Designed for Windows; 339 Independent commitments; 275 Designed for Windows refers to the Microsoft logo used in

Distributed DMA; 399

DMA; 381

DMI; 348, 349

Microsoft's logo certification program; 321 DMI (Desktop Management Initiative) defines a very Desktop Management Task Force; 348 general operating-system-and device-independent Desktops are typically used predominantly by one person, means to interface management (control) applications for one or a few key applications, such as wordwith controllable devices; 348 processing, database entry or management, or Web DMTF (Desktop Management Task Force) refers to the browsing; 326 industry consortium chartered with development, Detail and simulation; xviii support and maintenance of management standards Device Bay; 344 for PC systems and products, including DMI; 348 Device Bay refers to an initiative intended to make DOCSIS (Data Over Cable Service Interface installation of new peripherals as easy as inserting a Specifications) is a family of interoperability game cartridge; 345 certification standards for cable modems that are based Device driver refers to a low-level software that interfaces on TCP/IP protocols; 353 device independent I/O routines in the OS to a specific Dolby Surround AC-3, or AC-3, refers to Dolby Labs type or specific instance of a peripheral device; 338 specification for a "5.1" channel PC implementation of Digital audio refers to music, voice, and sound effects that Dolby's Surround Sound movie-theater sound are at least partially created, transmitted, stored, or technology; 337 received, using PCM techniques; 336 Dolby Surround Digital; 337 Digital Signal Processing; 335 Doubleword refers to a 32-bit object; 420 Digital Subscriber Line; 354 DRAM memory relies on charge storage techniques and Digitization is the sampling and coding of an analog signal requires periodic refresh (reading and rewriting) to into a digital word; 335 maintain the integrity of its contents. DRAM is known for high-density storage; 43 DIMM, or Dual SIMM, is a popular type of DRAM packaging. DIMMs have 168-pins and support 64-bit DSL (Digital Subscriber Line); 354 wide memory data widths; 44 DSP; 368 Direct Rambus Channel refers to a two-byte wide double-DSP (digital signal processing) is the arbitrary processing data rate Rambus Channel; 436 (filtering or other manipulation) of signals in the digital DirectX; 344 domain; 335 DirectX refers to low-latency and high-performance Win D-TLB; 79, 167 32 APIs, which give the performance effect of writing DWDM (Dense Wave Division Multiplexing) was a direct to hardware, while maintaining register-level precursor to UWDM; 364 independence; 342 Dynamic field; 185, 196 Discrete Monitor Timings (DMT); 410 Dynamic field DBN; 213 Disk cache refers to a cache integral to a hard disk; 370 Dynamic field DestBM; 209 Displacement; 78, 115, 148 Dynamic field DestVal; 209 Displacement buses; 224, 242 Dynamic field exec; 209 Displacement operand forwarding; 242 Dynamic field OprndMatch_XXsrcY; 212 Display adapter; 388 Dynamic field state; 130, 205 Display adapter refers to the PC system component that Dynamic field StatMod; 211 drives the display. It typically includes video memory, a Dynamic field StatVal; 212 2D/3D graphics accelerator, and a video Dynamic field storage element operation; 190 accelerator; 46 Dynamic fields can be changed as the Op proceeds through the scheduler (see static fields); 185 Display stage refers to the 3D graphics pipeline stage wherein pixels are painted to the display. The pixels are generated as a function of the bit maps drawn in the Ε frame buffer by the Rendering Stage; 490

E1 is a European variant of T1; 366

ECP (Enhanced Capabilities Port); 403

EDIF (Electronic Design Interchange Format); 19

Ease-of-use: 368

F Effective data rate; 472 Effective Data Rate provides the real throughput at which Fast Ethernet; 358 a large byte-count data transfer is being Fast Ethernet refers to a 100 Mbps Ethernet accomplished; 472 extension; 356 EISA Bus, or Extended Industry Standard Architecture Fault; 83, 168, 175 Bus, is a legacy bus popular in servers. Its use in PC Fault and trap handling; 169 platforms is being phased out; 41 Fault control; 98 Engineering approach to designing, implementing, testing Fault ID register; 170 and fabricating processors; vii Fault Op commitment; 292 Engineering approach to integrating procesors into Fault PC register; 99 various platforms and systems; vii Fax-modems are modems supporting common fax Enhanced RISC86 microarchitecture; 71 standards; 350 Enhanced User Experience; 368 File Transfer Protocol; 366 Enhanced Video Connector; 372 Flash EPROM, or Flash Electrically Programmable Read Enterprise Network refers to multiple LANs that can be Only Memory, is the nonvolatile memory PC platform coupled and interconnected via a variety of techniques component used to store the system BIOS. The device to encompass an entire site or multiple sites at a large can be reprogrammed by the PC platform with BIOS company; 362 revisions; 40 Enterprise Segment refers to the PC market segment that Flexible motherboard refers to a Socket 7 motherboard focuses on networking a client-server galaxy managed capable of being configured for either split-plane or and linked via a large routing and switching network to unified-plane processors; 418 logically integrate resources and provide distributed FM Synthesis emulates musical instruments and generates and remote computing service; 328 sound effects by artful combination and control of Enterprise servers are designed for use in the principal many analog oscillators, mixers, and special wavedata centers of large enterprises. They support shaping analog signal processing circuits; 336 corporate intranets, large transactional databases, and Footprint refers to the amount of furniture-top surface other applications requiring centralized processing or area required by a PC; 374 control: 327 Force leading NoOps logic; 140 Entertainment PC refers to the ultimate PC for audio/ FPM (Fast Page Mode) DRAM; 431 visual and game enthusiasts, with the best graphics, FPU (floating-point unit); 77, 82 video, and audio of any platform class; 327 Fractional speed bus refers to a bus that supports core Environment substitution; 138, 140 clock multiplication controls, such that the core can Environment substitution logic; 184 operate at fractional multiples greater than the bus EPP (Enhanced Parallel Port); 403 speed; 419 Ethernet refers to a Carrier Sense Multiple Access with Frame buffer refers to that portion of the video memory Collision Detection (CSMA/CD) protocol to allow used to compose images for subsequent display; 47 many networked computers to share a single network Front-buffer refers to the frame buffer in a two frame cable; 356 buffer implementation from which the display is EVC; 375 refreshed; 48 EVC (Enhanced Video Connector) refers to a hybrid Front-side caches are placed on the processor's local combination of USB and IEEE 1394 for connecting bus; 45 monitors with the system unit; 372 FTP (File Transfer Protocol) is a TCP/IP-compliant sub-Event-driven simulator; 25 protocol for file transfer; 366 Exception decoder; 123 Full-custom design; 21 Execution pipelines; 158 Full-custom macro blocks; 30 Explicit register renaming; 304 Functional simulator; 9 Extended Data Out (EDO) DRAM; 431

Extended ISA Bus; 382

Functional testing (also called behavioral testing); 8

G	Environment substitution; 138		
Gate level model; 26	Expanding microinstructions; 144		
Gate level model, 26 Gate level simulation; 26	Factors Leading to the Success of PCI; 390		
Gate-level simulator; 9	Hypertext; 332		
General control; 96	Instruction window (see reservation station); 76		
General purpose register; 89	K6 3D Technology; 75		
Geometry stage; 488	Legacy Hardware; 41		
Ghost cards are single cards that appear at multiple bus/	Naming the vector decoder; 123		
device/function coordinates; 401	Operand forwarding; 236		
Gigabit Ethernet; 365	Peter Kogge's insightful book; 70		
Gigabit Ethernet refers to a 1000 Mbps Ethernet	Pipeline design; 302		
extension; 356	RAMDAC; 52		
Global control logic; 136, 228, 253	Raster Displays; 48		
Golden representation; 22	Register bypassing; 236		
Graphical User Interface; 330	Register renaming; 94		
Graphics adapter (see display adapter); 408	Reorder buffer; 134, 308		
GUI (Graphical User Interface) is a user interface typified	Reservation station (see instruction window); 76		
by the use of on-screen menus and icons to represent	Return address stacks in microprogrammable		
programs, program controls, and data objects.	processors; 216		
Controls and objects are activated by a button-press	The evolution of architecture description		
while using a hand-held pointer; 330	languages; 16		
while using a hand-field pointer, 330	The K6 floating point unit; 82		
	The VESA Local Bus (VL Bus); 389		
Н	The von Neumann machine; 14		
Handshakes refers to additional status signals frequently	Verification technology; 25		
included among bus signals to pace the progress of	x86 instruction set architecture MMX extensions; 74		
transfers over the bus; 383	Hit under miss scheme; 111		
Hardware Compatibility List; 322	Hold-time requirements; 30		
Hardware Compatibility Tests; 322, 347	Host controller refers to the hardware and associated		
Hardware decoders; 139	software that manages a USB or IEEE 1394 bus; 372		
Hardware emulation; 26	Host machine (see virtual machine); xi		
Hardware-software co-design; 2	Hot connectivity indicates that devices can be regularly		
Hardware-system co-design; 2	added or removed while the system is operating		
HCL (Hardware Compatibility List); 322	normally and without any adverse effects; 42		
HCT (Hardware Compatibility Tests); 322	Hot Plug (see Hot); 399		
HID; 350	Hot refers to a device inserted or removed while the		
HID (Human Interface Device); 342	system is powered and otherwise running		
High performance pipeline; 161	normally; 345		
High-color is a 16-bit display adapter color mode that	Hot-swappable (see hot); 376		
achieves very good quality images, but less than	HTML; 350, 365, 366		
photographic quality; 51	HTTP; 362, 365		
Historical Comments	HTTP (Hyper Text Transfer Protocol) is a TCP/IP-		
Bit-mapped graphical user interfaces (GUIs) with	compliant sub-protocol for Web navigating; 366		
windows; 331	Human Interface Device; 342		
Cache related issues; 73	Hydra (a Microsoft Windows terminal); 349		
Design and implementation of high performance	Hyper Text Markup Language; 366		
pipelines; 161	Hyper Text Transfer Protocol; 366		
Early environment substitution techniques: 186	Hypertext Documents refers to documents containing		

point-and-click activated text or graphics objects. The Instruction Set Architecture; 368 reader activates these objects to move within the same Instruction set architecture (see architecture); xi, 4 document, to go to a new machine-readable Instruction window; 76 document; 332 Instruction-TLB (also called I-TLB); 112 Integer architectural register set; 89 Integer microarchitecture register set; 90 Integer register; 89 I/O address space is the address space nominally used for Integrated Services Digital Network; 352 I/O peripherals; 381 Intel 80286; 381 I/O window refers to decoded address regions for I/ Intel 8086; 381 O; 401 Intel 8088; 381 IAB (Internet Architecture Board); 367 Intel Pentium processor; 390 I-Cache TLB; 180 Interleaved memory pages increase the number of page-IEEE 1394; 324, 330, 342, 344, 346, 372, 375, 402 mode devices generally available to all execution IEEE 1394 is a new standard for high-speed serial threads; 449 peripherals designed for hot plug and play Interleaved refers to overlapped memory cycles in connectivity; 43 multiple memory banks; 449 IEEE 1394 Trade Association; 377 Internet; 362, 365 IEEE 802-1990; 361 Internet Official Protocol Standards; 367 IEEE 8802-2 Internet refers to an interconnected conforming system of 1994; 361 networks used for global file transfer and data IEEE 8802-3 communications; 365 1996; 361 Interpolation is the inverse of subsampling; 49 IESG (Internet Engineering Steering Group); 367 Interpolation is the recreation of chroma information IETF (Internet Engineering Task Force); 367 from a subsampled YUV data stream; 51 IHV; 342 Interrupts; 83 IHV (independent hardware vendor); 322 Interstitial grid PGAs have alternating pin rows/columns ILP (instruction level parallelism); 369 that are collinear, while adjacent pin rows/columns are Immediate values forwarding; 242 offset by half the pin-spacing; 411 Implicit register renaming; 307 Intranet refers to an Enterprise Network that uses the Implicit renaming scheme; 93 Internet standard Transmission Control Protocol / Incident-Wave Switching is a propagation technique, in Internet Protocol and related HTTP addressing which bus drivers drive the signal traces to the final standard; 362 switching voltage and the traces are terminated and laid Invalid cache coherency states; 109 out to minimize reflected waves; 395 Invalid cache line; 110, 111 Independent commitments; 275 Invalid cache subblock; 110 Independent Hardware Vendors; 322 Invalid Op; 86, 208, 256 Indirect register names; 140 Invalid operand value; 223 Initial vector OpQuad generation logic; 142 Invalid OpQuad; 184, 192, 194, 216 Initiator refers to the master device in a bus transfer; 396 IPC (instructions per clock cycle); 369 Instruction boundary; 113, 117 IRQ refers to interrupt request; 381 Instruction buffer; 113 ISA; 389, 391, 402 Instruction decode control register; 100 ISA Bus; 324, 381, 382, 384, 385, 386, 389, 390, 391, Instruction fetch; 113 393, 395 Instruction length; 117, 121 ISA Bus, or Industry Standard Architecture Bus, was the Instruction Level Parallelism (ILP); 181 peripheral bus used in the PC/AT, and is the most Instruction register; 98, 113 important legacy bus in PC platforms. Its use in PC Instruction register 1; 113 platforms is being phased out; 41

Instruction register 2; 113

ISA/EISA Bus; 387	Large displacement; 148
ISDN (Integrated Services Digital Network) is a family of switched (dial-up) digital telephone services that use	Latencies; 83 Latency refers broadly to the duration of a delay. With
existing telephone wiring; 352	respect to stalls, it is a measure of how much time is lost
ISP (internet service provider); 350	idling; 469
ISPs; 366	LdEntry signals; 193
Issue logic; 76	LdOp abort cycles; 170
Issue selection logic; 133, 228	LdOp field descriptions; 143
Issue selection phase; 222, 253	LdOp misaligned access; 171
Issueable to XXX; 229	LdOp pipeline (also called the LU pipeline); 162
ITU; 355	LdOp-StOp ordering logic; 134, 225, 248
ITU (International Telecommunications Union); 351	Ld-St ordering determination logic; 251
ITU-T Series V Recommendations refer to ITU	Ld-TLB; 167, 171, 172
Telecommunications standards for data	Lead-off refers to the address and first data item sent in a
communication over the telephone network; 351	burst-mode transfer; 393
	Legacy I/O on the PCI Bus; 399
K	Levels of abstraction; 3
	LIMM Op field descriptions; 158
K6 3D Technology; 75	Linear address; 172
Key refers to a cut in an edge connector used to properly	Linear burst order refers to a burst order in which each
align the connector in its card slot; 397	quadword in the cache line is fetched in sequential
Key segment refers to an obstructed portion of an edge connector slot over which a matching key is	order; 422
inserted; 397	Linearly indexed; 79, 111
inserted, 397	Lite ADSL; 355
	Little Endian ordering is an ordering in which the address
L	of the object corresponds to the least significant byte,
L1 D-Cache access logic; 166	and bytes of greater significance within the object
L1 D-Cache read interface; 179	correspond to higher byte addresses; 420
L1 D-Cache write back interface; 179	Load alternate handler address; 141
L1 I-Cache (L1 Instruction Cache); 70	Local area networks; 325
L1 I-Cache read interface; 179	Logical address; 172
L1-Cache; 72, 108, 111	Logical design refers to the actual logic and circuit designs
L1-Cache, or Level-One-Cache, is generally the cache that	used to realize the microarchitecture specifications; xi
is placed closest to the processor in the memory	Logical implementation (see logical design); xi
hierarchy; 44	Logo Certification refers to Microsoft permitting
L2- Cache write back interface; 179	hardware vendors to use special Microsoft logos in the
L2-Cache; 72, 108	marketing of products that meet certification
L2-Cache, or Level-Two-Cache, is a cache that is generally	guidelines; 321
one level removed from the processor in the memory	Long decoder; 123, 125
hierarchy by the intervening L1-Cache; 44	Lower portion; 85, 86, 88, 170, 173, 176, 194, 227 LRU replacement; 72
LAN (local area network) is a means to electronically	LU (load execution unit); 77, 158
transfer files at high speeds (commonly 10 Mbs	LU pipeline (also called the LdOp pipeline); 162
migrating to use of 100 Mbs) between interconnected	Le pipeline (also cancu the EuOp pipeline), 102
PC platforms within the confines of small offices or	
workgroups; 325	M
Laptop; 374	Main memory; 324, 408
Laptop refers to a mobile computer that can be used on	Manageability features include ACPI, centralized
one's lap; 327	administration, and upgradability for remote boot

capability; 325 specification; xi Mask generation; 33 Microprocessor chips are the physical implementations of MCNS specifications; 353 a logic design in a given semiconductor process Meltdown refers to an annual software/hardware technology; xii compatibility testing event; 343 MIDI (Musical Instrument Digital Interface) is a protocol and interface standard for the flexible control and Memory address space is the address space nominally used for memory devices; 381 operation of music synthesizers; 336 Memory aligned; 80 MIF (Management Information Format) refers to the Memory controller; 408 language used to describe the managable device attributes of DMI controllable devices; 348 Memory Controller refers to a device that controls main Misaligned access; 79, 169 memory; 443 Accomodation Mispredicted BRCOND Op handling; 295 of different bank capacites and widths; 451 MMreg; 91 MMregm; 91 Address decoding; 456 MMX; 74, 90, 368 Address multiplexing; 456 Address relocation; 456 MMX/3D operands; 239 Bank-by-bank timing control; 451 MMX/3D register; 90, 308, 310 Bank-pairing permits two, 4-byte-wide, identical banks to MMX/3D status bits register; 102 function in unison as one 8-byte-wide bank-pair; 451 Mobile; 370 Determination of timing diagram behavior; 453 Mobile refers to a portable computer that can be used Emission of SDRAM commands; 454 solely on batteries or directly or indirectly on 12 volt Processing of bus transaction commands; 453 power; 327 Memory controller's state-machine controller controls all Model of the microprocessor at the RTL level; 16 aspects of the memory controller's behavior, including Model specific register; 94, 95 Modem is short for modulator-demodulator, a device that address processing, data staging, data routing, and the activation and timing of all interfaces; 446 encodes a digital data stream into analog tones for Memory read fault handling; 291 transmission over an analog communications link and Memory window refers to decoded address regions for subsequently decodes the tones back to digital form; 350 memory; 401 Memory write commitment; 285 ModR/M byte; 120 Memory writes; 278 ModR/M instruction; 120 Memory-mapped; 404 Multimedia; 388, 390 Multimedia refers to the ability to augment a static Memory-mapped peripherals have control, status, or data storage location in the memory address space; 381 program display with music, sound effects, MESI is a four state cache-coherency protocol that is used informational audio messages, video clips, or dynamic in multiprocessor systems in which each processor has graphics and animation, and particularly the one or more caches associated with it; 110 simultaneous combination of these; 333 Micro Channel Bus, is an IBM proprietary legacy bus. Multiple simultaneous full and partial writes; 280 Musical Instrument Digital Interface; 336 Introduced in the late 80's, it was not widely used compared with other legacy buses; 41 Microarchitectural machine state; 88 Ν Microarchitectural register file refers to the set of registers Navigation refers to locating and selecting programs and accessible by the microarchitecture. The data; 330 microarchitecture typically has a different number of

registers than the architecture, most often a larger

Microarchitecture refers to the set of resources and

methods used to realize the architecture

number: 88

Negative Decode; 479

Net PC: 349

Netlists; 28

NetPCs: 497

Net News Transfer Protocol; 366

Network adapter refers to a combination of the MAU and OnNow; 342, 344, 347, 349 LAN controller; 357 OnNow refers to a platform that appears off yet Network PCs are thin clients that are designed specifically immediately responds when called upon by the user or for remote configuration and management and are other devices. It is also an industry initiative and basic devices intended for basic business presentation standard for enabling OS awareness of power use and and report development, collaborative tools, and requirements for all system components; 346 intranet communications; 328 Op commit unit; 129 Network segment refers to a portion of a network having Op entry; 129 a unique address. Different network segments Op issue stage; 162 necessarily have different addresses; 357 Op Issue stage logic; 222 NNTP (Net News Transfer Protocol) is a TCP/IP-Op sequence field; 141, 155 compliant sub-protocol for newsgroups; 366 Opcode map; 101 Non-abortable changes can not be backed out of once they Opcode register; 103 are performed (see abortable); 73 Open-architecture design refers to one whose associated Non-abortable RegOp; 259 intellectual property (such as patents, copyrights and Non-abortable RegOp execution synchronization trade secrets) is generally licensed to all interested logic; 270 parties with possibly only modest administrative Non-abortable RegOp logic; 258 fees; 41 Non-blocking; 111 Operand buses; 83, 223, 235, 238, 239, 241 Nonvolatile memory retains its contents when power is Operand fetch stage logic; 223 removed; 40 Operand forwarding; 236 North-Bridge; 408, 443 Operand information broadcast; 232 North-Bridge typically has separate ports (interfaces) to Operand information broadcast phase; 223, 252, 253 the processor, main-memory, the primary peripheral Operand information bus; 233, 239 bus and possibly an external cache; 39 Operand information buses; 238 NP code offset register; 104 Operand multiplexer logic; 257 NP code selector register; 103 Operand selection logic; 134, 235 NP Configuration register; 104 Operand selection phase; 223 NP data offset register; 104 Operand selection scan chain; 237 NP data selector register; 104 Operand status bus; 239 NP presence register; 103 Operand transfer logic; 238 Operand transfer phase; 223, 252 Operating systems; 330 OpInfo field; 234 OC-1 (Optical Carrier Level One) is the basic building OpQuad; 94 block channel capacity for the Synchronous Optical OpQuad buffer; 88 Network (SONET) standard. Each OC level is OpQuad execution environment registers; 140 corresponding multiple of the OC-1 rate of 51.84 OpQuad expansion logic; 136, 184 Mbps; 365 OpQuad field; 198 OC-12; 365 OpQuad field BPTInfo; 214 OC-12 refers to a 622 Mbs optical channel (see OC-OpQuad field Emcode; 213 1); 365 OpQuad field Eret; 214 OC-3 refers to a 155 Mbs optical channel (see OC-OpQuad field FaultPC; 214 1); 365 OpQuad field FPOP; 217 OCU (op commit unit); 76, 129, 272 OpQuad field ILen0; 217 Office PC refers to a desktop platform targeted at and OpQuad field LimViol; 216 optimized for the commercial market segment; 325 OpQuad field OpQV; 216 Oldest Ops; 129 OpQuad field RASPtr; 215

Oldest scheduler Op entry; 188, 229, 236, 249, 260

OpQuad field Smc1stAddr; 218 PCI power management permits PCI cards to power OpQuad field Smc1stPg; 218 down when not in use and power up on demand; 399 OpQuad field Smc2ndAddr; 218 PCI SIG (Peripheral Component Interconnect Special OpQuad field Smc2ndPg; 218 Interest Group); 400 OpQuad retirement; 295 PCI-Bus configuration space; 446 OpQuad ROM; 138 PCI-to-PCI Bridge refers to a bridge that couples multiple OpQuad sequence; 94, 125, 137 instances of the PCI Bus; 394 OpQuad sequence branch; 156 PCM (Pulse Code Modulation) is the digitization of OpQuad sequence subroutine; 142 analog signals, intermediate transmission, storage, and OpQuad sequence subroutine branch; 142 signal processing in the digital domain and eventual OpQuad template; 140 analog reconstruction; 335 OpQuad Valid bit; 206 PDF; 350 OpQuad Valid fields (OpQV); 207 PDF refers to a standard file format for distributing OpQuadY, OpQY, and OpX; 188 presentation-quality formal documents having both OpValid bits; 253 images and text. Users are not required to have the OS; 343, 344, 346, 374 same creative tool used by the publisher in order to OS (operating system); 330 view and print the work; 331 OSs; 339 Peer interconnect points refers to high-bandwidth junctions that interconnect the backbones of the national and regional Internet providers; 365 P Peer-to-peer networking refers to the networking of P5; 414 roughly equivalent PC platforms; 362 P54C; 414 Pending faults; 276 P55C; 7, 419 Per block latencies; 371 Packaging; 33 Per-block latency refers to the time penalty incurred on Packed pixel data is found in conjunction with wide data each individual block in a large transfer. The time paths to video memory. Multiple pixels may be penalty is due to overhead delays; 472 assembled into a single data word, possibly with pixel Performance testing; 8 data straddling word boundaries; 52 Peripheral Component Interconnect Special Interest Page fault register; 98, 99 Group; 400 Page-mode accesses refer to subsequent consecutive PGA (Pin-Grid-Array); 411 access to locations within the same column, which do Physically tagged; 79, 111 not require a sense amp precharge an thereby have Pin-Grid-Array; 411 reduced cycle time; 431 PIO (Programmed I/O); 404 Passive termination refers to the absence of required Pipeline design; 302 handshakes by a semi-synchronous bus operating in a Pipeline stage; 159, 161 synchronous fashion; 383 Pipelined bus cycle; 112 PC 98 System Design Guide; 321 Pipelined cache; 73 PC Design Guides and Specifications are a running series Pixel; 331 of published guides and specifications that have Pixel, or picture element, refers to the smallest resolvable become the overarching standards governing all aspects or addressable feature of a computer display; 48 of PC platform architecture; 321 Platforms and Systems (References to Related PC/AT; 381, 382 Documents) PC/AT, or Personal Computer/Advanced Technology, "Designed for windows" logo qualification was IBM's widely emulated 1984 PC design that standards; 325 continues to have a pervasive residual impact on many ADSL specifications; 355 aspects of the design of PC platforms; 41 Asymmetric Digital Subscriber Line (ADSL) PCI; 324, 386, 392, 393, 396, 397, 399, 402 Forum; 355 PCI Bus; 408

Big and Little Endian Byte and Bit Ordering; 420	management of peripheral cards for the optimal system
Data Over Cable Service Interface Specifications	assignment of I/O addresses, Interrupt Request (IRQ)
(DOCSIS); 353	select line, and Direct Memory Access (DMA)
Desktop Management Task Force (DMTF); 348	channels; 339
DirectX; 343	Plug-n-Play; 387
DMI specification; 348	PM (Page Mode) DRAM is a DRAM that permits page-
Ethernet and Fast Ethernet Manufacturers; 358	mode accesses, which has been a baseline requirement
IEEE 1394 Trade Association (1394 TA); 377	in PC platforms since page-mode support became
International Telecommunications Union (ITU); 351	common in highly integrated memory
Internet Protocol Standards; 367	controllers; 431
Microsoft's Simply Interactive Personal Computer	PnP; 342
(SIPC) Initiative; 344	Point-and-click interface; 330
Microsoft's Total Cost-of-Ownership (TCO)	Points of presence; 366
Initiative; 348	POP (point of presence) refers to ISP provided Internet
Microsoft's Zero Administration Initiative for	access locations for businesses and consumers; 366
Windows; 349	POP3 (Post Office Protocol 3) is a TCP/IP-compliant
OnNow Specifications; 347	sub-protocol for electronic mail (e-mail); 366
PC Design Guides; 325	Portable refers to a personal computer that is capable of
Peripheral Component Interconnect Special Interest	being carried, and in which the motherboard,
Group (PCI SIG); 400	keyboard, pointing device, and display are generally
Plug-N-Play Specifications; 339	integral to a single package; 327
Portable Document Format (PDF); 332	Positional Audio; 336
SCSI Specifications; 380	Positive Decode; 479
SCSI Trade Association; 379	POST (Power-On-Self-Test); 459
Secondary SCSI technical documents; 380	Post Office Protocol 3; 366
The group known as Device Bay; 346	Precise exceptions; 177
Universal Serial Bus Implementers Forum (USB-	Precise interrupts; 175, 177, 178
IF); 374	Predecode analysis logic; 117, 120
VESA Enhanced Video Connector (EVC); 375	Predecode bits; 116, 117, 121
VESA monitor standards; 410	Predecode cache; 117
Video Electronics Standards Association (VESA); 410	Predecode pointer; 121
Platform Performance Optimization Basics; 467	Predecoding logic; 115
Bridge/Controller; 479	Prediction logic; 105
Bus Optimization at the Component Level; 478	Presentation quality; 368
Bus Optimization at the Platform Level; 470	Processes accessing video memory; 485
Compilation of all Optimization Basics; 493	Processor cycle; 70
Concurrency Optimization; 476	Processor memory mismatch problem; 112
Data Storage; 477	Processor recognition; 466
General Platform Principles; 468	Program counter; 117
Platform Data-Staging; 475	Program order; 77, 129, 132, 176, 300
Stipulations and Caveats; 467	Proprietary design refers to one whose associated
Platforms consist of a number of key components and	intellectual property is not generally licensed; 41
interconnections on a motherboard and typically	Protected mode refers to a privileged or system mode of
include a high-performance peripheral bus and ports,	the processor that protects unprivileged or user mode
main memory, an I/O module, and a processor	execution threads from each other; 371
module; xiv	Providing a context for studying microarchitecture
Plug and Play; 324, 372, 395	issues; xvi
Plug and Play, Plug-n-Play or PnP, enable the	Providing a context for studying platform and systems
0	0 ··· · · · · · · · · · · · · · · · · ·

issues; xvii	OprndInvld signals; 258
Pseudocolor refers to the 16-color and 256-color display	OprndStat information; 240
adapter modes, which employ color palettes to provide	OprndStat information for immediate values; 244
space efficient storage for art-work and business	Register file write enable; 282
presentations; 51	RegOp bumping logic; 255
Pseudo-RTL descriptions; 189	Scan chain equations; 232
Abort cycle generation; 298	SchedFull and SchedEmpty signals; 196
Advancing OpQuads in the scheduler; 195	Scheduler information for external use; 252
Branch target limit violations; 295	Self-modifying code; 272
BRCOND Op resolution logic; 267	Shifting data from one static field storage element to
BumpRUX/Y equations; 248	another; 190
CC-Dependent RegOp synchronization logic; 264	Static field IMM; 200
Destination register & source operand	Static field OpInfo; 205
comparisons; 234	Static field SrcStBM; 203
Displacement value selection; 242	Static field type; 200
Dynamic field DBN; 213	Static fields LSrc1Reg, Src2Reg, and SrcStReg; 201
Dynamic field DestBM; 210	Static fields Src1BM, Src2BM, and Src12BM; 203
Dynamic field DestVal; 211	Statis field DestReg; 202
Dynamic field Exec1; 209	Status flag fetching logic; 261
Dynamic field operation; 192	Status flag generation and selection; 285
Dynamic field state; 207	Store data operand fetching; 245
Dynamic field StatMod; 212	Write commit logic; 290
Dynamic field StatVal; 212	Pulse Code Modulation; 335
Dynamic fields OprndMatch_XXsrcY; 213	
FAULT Op handling logic; 293	Q
Handling mispredicted BRCOND Ops; 295	
HoldXX0 pipeline control signals; 258	Quadword refers to a 64-bit object; 420
Immediate value selection; 243	
LDDHA and LDAHA Op handling; 294	R
LdOp fault handling logic; 292	RAC (Rambus ASIC Cell); 439
Ld-St ordering determination logic; 251	Rambus Channel refers to a terminated packet-based
Non-Abortable RegOp synchronization logic; 271	memory bus; 436
Op_XXX_Iss signals; 253	Rambus Interface refers to a circuit that couples master or
Operand information bus equations; 233	slave devices to the Rambus Channel; 436
Operand multiplexer logic; 257	RamLink (IEEE Standard 1596.4); 442
Operand selection scan chain; 237, 238	RAS! (row-address strobe) refers to control signals used to
OpInfo field readout; 235	latch the row addresses within the DRAM for accessing
OpQuad field BPTInfo; 215	the internal rectangular storage matrix; 430
OpQuad field Emcode; 214	Raster Displays use a rectangular array of pixels that are
OpQuad field Eret; 214	updated via a corresponding rectangular scanning
OpQuad field FaultPC; 214	pattern; 48
OpQuad field LimViol; 216	Raster refers to the rectangular scanning pattern used in
OpQuad field OpQFpOp; 217, 218	raster displays; 48
OpQuad field OpQV; 217	Rasterizing is a pixel-centric process of taking image data
OpQuad field RASPtr; 215	in any continuous form or model and processing it for
OpQuad fields Smc1stAddr, Smc1stPg, Smc2ndAddr,	storage, transfer, or display as a 2D matrix of
& Smc2ndPg; 218	modulated-pixel values; 50
OpQuad retirement control; 296	RasterOps, or Raster Operations, are logical primitives

RasterOps, or Raster Operations, are logical primitives

defined for manipulating and moving bit-map and	of uncommitted operations; 134
pixel-map data; 50	Reservation station; 76, 129
Rate degradation; 473	Result bus; 240
Rate Degradation reexpresses the Realizable Data Rate	Result buses; 83, 223, 241
Fraction in terms of a percentage loss; 472	Retired; 77
RDRAM (Rambus DRAM); 436	RGB is a color space model that is directly usable by
Read-modify-write refers to a non-interruptible sequence	hardware at the sensor and display level; 50
of fetching data, manipulating the fetched data, and	RISC86 operation set; 137
storing the manipulated data back to the original	Round-robin burst orders begin with the critical
location; 443	quadword and then proceeds sequentially, modulo the
Realizable data rate fraction; 473	cache-line width, generally from low-to-high, but
Realizable Data Rate Fraction provides the ratio of	always sequencing in the same direction; 422
effective data rate to raw data rate and makes explicit	Row (of the scheduler); 129
what fraction of the raw data rate is being realized; 472	RSL (Rambus Signaling Logic); 438
Real-time data processing; 334	RTC; 381, 382
Real-time is the processing of information at least as fast as	RTC, or Real Time Clock, refers to the PC platform
it is being naturally generated (or needed) by an	component that maintains the system clock. A backup
evolving event; 334	battery powers it; 40
Re-examining the abort cycle; 176	RUX (Register Unit X); 77
Reflected-Wave Switching is a signal propagation	RUX execution unit; 158
technique using unterminated buses, in which bus	RUY execution unit; 158
drivers drive an undervoltage incident wave that	
combines with reflected waves to create the final	\$
switching voltage; 395	Sampling uses a sample-and-hold circuit to repetitively
Reg Op bumping; 246	capture analog domain (continuous) voltage levels at
Register aligned; 80 Register bypassing; 236	discrete time intervals; 335
Register file write enable; 282	Satellite modem refers to the use of a conventional uplink
Register mapping; 94	data modem, for low-or medium-speed (28.8-128
Register number; 91	Kbps) client-to-provider data, coupled with a special
Register renaming; 94, 300	satellite downlink data modem for medium-speed (400
Register size specification; 93	Kbs) provider-to-client data; 352
RegOp bumping; 254, 255	Scalable Coherent Interface (SCI, IEEE Standard
RegOp field descriptions; 150	P1596); 442
RegOp pipeline (RUX pipeline or RUY pipeline or	Scaled index; 78
both); 158	Scaling is the magnification or reduction of a selected
Relative age determination process; 249	portion of a raster image; 52
Relative age of LdStOps; 249	Scan chain; 230, 236, 250
Relocatable registers refers to registers arbitrarily	Scheduler; 128, 183
reassignable to new locations; 409	Scheduler entry; 185, 187
Removed; 77	Scheduler OpQuad; 184
Rendering may mean simply rasterizing, but it often	Scheduler OpQuad format; 143
connotes surface modeling using a more	Scheduler pipeline; 218
comprehensive process that is image-perception-	Scratchpad memory; 95
centric; 50	SCSI; 324, 372
Rendering stage; 489	SCSI Trade Association; 379
Reorder buffer; 134, 308	SCSI-2 refers to Small Computer System Interface - 2
Reorder buffers are storage elements that hold the results	X3.131
	1994; 380

SCSI-related standards; 380 SMTP (Simple Mail Transfer Protocol) is a TCP/IP-SDRAM (Synchronous DRAM) interposes a modest compliant sub-protocol for electronic mail (eencoded and clocked interface between the memory mail); 366 controller and the DRAM core; 434 Socket 4; 414 Sealed PC, refers to an ideal to provide a PC that never Socket 5; 414 needs to be opened for the installation of after-market Socket 7; 412, 417 adapter cards; 43 Socket 7 Bus refers to the processor local bus electrical and Sealed-case PC; 374 mechanical standard first popularized by the Intel Sectors refers to groups of 512 bytes; 405 P55C processor; 38 Segment limit; 79, 89, 175, 216, 277, 294 Socket 7 compatible means that the system bus interface is Segment limit and access check logic; 172 compatible with the industry-standard 64-bit Pentium Segment limit violation check; 164 bus and an industry standard connector is used; 7 Self-modifying code support logic; 136, 228, 271 Software Codecs perform compression and Semi-custom design; 21 decompression functions in software; 335 Semi-synchronous protocol refers to a bus that makes use SOHO (Small Office/Home Office); 328 of optional handshakes; 383 Sound Blaster refers to a register-level hardware standard Sequential and branch target segment limit violation for audio cards; 336 handling; 294 Sourcing Ops are Ops that have been selected to be the Serialized IRQ; 399 source of operand values; 255 Server refers to a networked high-performance PC that is South-Bridge; 382, 387, 402 a gateway for other PCs to one or more desired South-Bridges typically have ports coupling the highresources or concentrations of data; 326 performance peripheral bus with a number of standard Setup refers to the Geometry Stage preparation of I/O ports and optional peripherals; 39 commands, parameters, and other data that can be Special register; 94, 95 readily processed by the Rendering Stage; 488 SpecOp field descriptions; 155 Shading in figures; 115 SPGA (Staggered PGA) refers to a PGA using an Shadow-Bios; 456 interstitial grid; 411 Shadow-BIOS refers to the copying of the BIOS from its Split transactions refer to operations broken into separate nonvolatile memory into DRAM, for subsequent fast start, operation, and termination phases to increase overall system concurrency; 476 access; 40 Shifting Opfields from row to row; 187 Spliterless ADSL; 355 Short decoder 1; 123, 125 Split-plane processors have separate core and I/O positive Short decoder 2; 123, 125 power supplies; 415 SIB byte; 120 SRAM, or Static RAM, is memory that relies on active flipflop storage techniques. SRAM is known for its high-SIMM, or Single Inline Memory Module, is a popular type of DRAM packaging. SIMMs have 72-pins and support speed storage; 45 32-bit wide memory data widths; 43 Staggered PGA; 411 Simple Mail Transfer Protocol; 366 Stall refers to a platform event in which an executing task Simply Interactive Personal Computer; 344 is forced to be idle unproductively while some crucial Simultaneously decoding ESC and MMX enabling condition is unrealizable or some essential instructions; 126 resource is unavailable to the task; 469 SIPC; 372 Stalls and latencies; 469 SIPC (Simply Interactive Personal Computer) refers to Standard grid PGAs have all collinear pin rows/ the umbrella PC initiative that defines the vision of columns; 411 "simple, convenient, and approachable" appliance-like Static field; 185, 196 operation; 344 Static field DestReg; 201 SLDRAM (Synchronous-Link DRAM); 442 Static field Imm; 200

Static field Opinfo; 204

Small Office/ Home Office; 328

Static field Src12BM; 202	Super I/O is a PC platform component that implements
Static field Src1BM; 202	many popular secondary peripheral buses and standard
Static field Src1Reg; 200	I/O ports; 40
Static field Src2BM; 202	Superpipeline; 161
Static field Src2Reg; 200	Superscalar design; 74
Static field SrcStBM; 203	Synchronous bus refers either to a not-handshaken bus, or
Static field SrcStReg; 200	a clocked bus, depending on the context; 383
Static field storage element shifting operation; 190	Synchronous clocks refers to two clock signals which
Static field type; 199	maintain frequency or phase relationships of
Static fields retain the same value throughout execution of	interest; 383
the Op (see dynamic fields); 185	Synchronous DRAM; 434
Status flag buses; 83	Synchronous logic refers to clocked logic; 383
Status flag commitment; 283	System BIOS; 395
Status flag dependent Ops; 131	System extend a platform with a number of essential and
Status flag dependent RegOp logic; 135, 226, 258	optional peripherals, appropriate BIOS code (basic
Status flag fetching logic; 261	input/output system) and other configuration and
Status flag generation and selection; 285	power management software, an operating system, and
Status flag handling logic; 135, 226, 258	a basic set of applications software; xiv
Status flag operand values; 260	System interface; 72
Status flags; 83	System Management; 456
Status register; 96, 98	System resources; 395
Status valid bits; 263	
StOp abort cycles; 172	T
StOp misaligned access; 173	
StOp pipeline (also called the SU pipeline); 162	T1; 352
Storage element; 185	T1 refers to a 1.544 Mbs leased phone line; 366
Store data operand; 244, 245	T10; 380
Store data register value; 224	T3 refers to a 45 Mbs leased phone line; 365
Store queue; 72	Table walk unit; 180
Streaming Media refers streams of information	Table walk unit read/write interface; 179
representing captured and digitized analog	Target refers to the slave devices in a bus transfer; 396
sources; 334	Task Oriented workers (e.g., clerks or bank tellers); 349
String instructions are complex instructions that transfer	TaskStation Mode refers to a NetPC operating mode in
data byte sequences between source and destination	which Task Oriented workers are limited to using a
memory locations; 404	single management-specified dedicated application,
Structural testing; 8	such as a Web browser or a business application; 349
St-TLB; 167, 172, 173	TCO (Total Cost-of Ownership) refers to the aggregate
SU (store unit); 77	cost of administration, technical support, end-user
SU execution unit; 158	learning, applications development, data management,
SU pipeline (also called the StOp pipeline); 162	supplies, capital costs and other miscellaneous
Sub-block organization; 108	costs; 347
Subsampling is the periodic omission of chroma samples	TCP/IP; 354
in YUV video systems to reduce bandwidth	TCP/IP (Transmission Control Protocol / Internet
requirements; 51	Protocol) requires messages to be logically partitioned
Subsampling, on color space, is a color-video specific data	into multiple packets for all communications links,
compression technique; 49	routers, connected platforms, and compatible
Subtractive Decode; 479	communications applications programs; 366
Super I/O; 382, 387, 399, 401, 402	Technology pull; ix, x
	TELNET is a TCP/IP-compliant sub-protocol for

interactive teletypewriter-like network access to remote computer systems; 366

Terminated refers to a signal trace with a matching load impedance connected at the trace's very end; 395

Test mode; 97

Test vectors are the collection of values of input stimulus and expected output results for each sequential stage of simulation; 8

Thick Ethernet refers to Ethernet that uses thick coaxial cable; 356

Thin clients; 497

Thin clients rely on networked servers for most or all of their data storage; 328

Thin Ethernet refers to Ethernet that uses thin coaxial cable; 356

Time stamp control register; 102

Timing analysis; 32

Timing of aborts; 278

Timing of result commitments; 278

Translation lookaside buffer (TLB, also see data-TLB and instruction-TLB); 79

Transmission Control Protocol / Internet Protocol; 366

Traps; 83, 168, 175

Tri-state test mode; 97

True-color is a 24-bit display adapter color mode that is suitable for photographic quality images; 51

Twisted-pair Ethernet; 372

Twisted-pair Ethernet refers to Ethernet that uses Twisted Pair wiring; 356

U

UAWG; 354

UAWG (Universal ADSL Working Group) refers to a group of PC industry, networking, and telecommunications companies, developing a compatible extension to the present ANSI standard T1.413 for ADSL; 355

UMA (Unified Memory Architecture) refers to a platform architecture in which the video memory is just a region within the main memory and not a dedicated subsystem; 441

Unified-plane processors have a single positive power supply to which both the core and the I/O circuitry are commonly connected; 415

Universal ADSL does away with a splitter device that other versions of ADSL require to be installed at the point of entry into each home; 355

Universal ADSL Working Group; 355

Universal cards; 397

Universal cards are PCI cards that have two keys in the edge connector in order that they will fit into either a 5V or a 3.3V slot; 397

Universal Serial Bus; 324

Universal Serial Bus Implementers Forum; 374

Unpacking is the process of parsing a packed video word stream from video memory to extract individual pixels; 52

Unsuccessful predecode; 117, 120

Unterminated refers to a signal trace left open-circuit at its very end; 395

Unzip refers to a file decompression utility; 350

Upper limit of memory; 103

Upper portion; 85, 86, 88, 135, 170, 173, 176, 194, 196, 227, 265, 277, 297

USB; 330, 342, 344, 346, 372, 387, 402

USB (Universal Serial Bus); 372

USB, or Universal Serial Bus, is a new standard for low to medium speed serial peripherals designed for hot plug and play connectivity; 42

USB-IF (Universal Serial Bus Implementers Forum); 374

Use of specialized parallel decoders; 124

Using C++ as an HDL; 24

UTP (Unshielded Twisted Pair) refers to a type of telephone-wiring-like cabling used for 10Base T and Fast Ethernet that is available in a range of performance categories; 356

UWDM (Ultra Dense Wave Division Multiplexed); 364

V

V.17 is an ITU standard for 14,400 bps class 1 & 2 FAX modems; 351

V.32 bis is an ITU Standard for 14,400 bps data modems; 351

V.34; 352, 364

V.34 is an ITU standard for 33,600 bps data modems; 351

V.90 is an ITU standard for 56,000 bps data modems; 351

Valid; 79, 122

Valid cache coherency states; 109

Valid Op; 256, 293

Valid operand register bytes; 202

Valid operand value; 223, 239, 255, 257

Valid OpQuad; 192, 194, 216

Valid result value; 209

Valid source operand bytes; 153 Valid status flag values; 107 Valid value; 94 Vector decoder; 101, 123, 125 Verilog; 22 Verilog simulator; xix VESA; 324, 389 VESA (Video Electronics Standards Association) refers to an an organization that supports and sets industry-wide interface standards for the video electronics industry; 410 VESA Display Data Channel (DDC); 410 VHDL (Very high speed integrated circuits Hardware Description Language); 19, 22 VHDL simulator; xix Video accelerator; 490 Video accelerator refers logic that fetches video data from the video memory and converts all data to fully sampled RGB, which are supplied to a triplet of Digital to Analog Converters (DACs) for driving the display; 49 Video adapter (see display adapter); 408 Video memory, located on the display adapter, generally uses high-performance or specialty DRAM to provide storage of bit-maps and related parameters; 46 Virtual machine (see host machine); xi VL Bus; 390, 391, 395 VL Bus, or VLB (VESA Local Bus) formally defined slots for adding display adapter cards and other high-speed peripherals to a bus that was designed electrically to be a compatible derivative of the Intel 80486 (486) processor local bus; 389 Volatile memory loses its contents when power is removed: 43 VRAM, or Video DRAM, refers to a two-ported specialty DRAM intended for video memory applications; 48 W Wafer fabrication; 33 Wait state is an additional bus clock cycle introduced

applications; 349 WDM (Win32 Driver Model); 330 Web-Based Enterprise Management; 349 WHQL (Hardware Qualification Labs); 322 Win32 Driver Model; 330, 342 minidrivers; 342 Windows Management Interface; 349 message, or control selection; 330 is a Microsoft event held twice a year; 322 management-instrumented drivers; 349 Word refers to a 16-bit object; 420 managers and the staffs of higher-level management; 326

Wait cycle (see Wait state); 383

beyond nominal-case bus-cycle timing; 383

Wave Division Multiplexing (WDM) techniques are being used to substantially increase the capacity of many existing installed fibers, by modulating multiple light sources of different wavelengths; 364

Wavetables are sets of digitized samples of musical instruments and other real-world sounds that are stored in ROM or downloaded into RAM; 336

WBEM (Web-Based Enterprise Management) which supports the sharing of management data across network, desktop, telecom, and Microsoft Windows

Win32 Driver Model is an architecture for device drivers, which hierarchically splits device drivers into OSprovided device-class drivers and IHV-provided

Windows Hardware Qualification Labs; 322

Windows, generically speaking, are display regions associated with an individual program, data file, status

WinHEC (Windows Hardware Engineering Conference)

WMI (Windows Management Interface) defines a lowlevel instrumentation layer for efficient development of

Wordline refers to a row/control line selected by the row address that enables every storage cell in the addressed page to be coupled to the cell's adjacent bitline; 430

Workgroup computing refers to the use of a LAN in small offices or workgroups to share data files, directories, or entire disks, and to share expensive peripherals; 362

Workgroup Segment refers to a PC market segment that focuses on peer-to-peer networking within a local site, while providing connectivity to the centralized computing resources of a parent Enterprise; 329

Workgroup servers may be found distributed throughout offices to provide file and printer sharing, often organized around the teams reporting to first-line

Workstations are high-end desktops, virtually always used by a professional Knowledge Worker engaged in some form of critical intellectual property or content creation; 326

Write combining refers to the dynamic opportunistic batching by the processor of multiple individual byte writes within a single larger write; 409

Write commit logic; 288, 290 Write pipeline/merge unit; 180 Write pipeline/merge unit interface; 179 Write-back; 370, 444

X

x86; 84 x86 fault; 84 x86 trap; 84 x87 floating-point register; 90 X-Bus (The Extended ISA Bus) refers to a buffered extended variation of the ISA Bus used on a motherboard; 382

Y

Youngest Ops; 129 Youngest scheduler Op entr; 229 Youngest scheduler Op entry; 188, 249, 260 YUV is common usage for a color space model that is popularly used for full-motion digital component video; 50

Z

Z buffer refers to a memory used in 3D rendering to facilitate the relative foreground-to-background ordering of modeled objects; 324

ZAW (Zero Administration Initiative for Windows) is an umbrella initiative intended to reduce needs for user support, increase centralized but flexible control, increase automation of administrative tasks, and maintain or increase user productivity; 349

Zero Administration Initiative for Windows; 325, 349

Zero-Insertion-Force sockets; 411

ZIF; 414, 417

ZIF (Zero-Insertion-Force) refes to a special socket for microprocessors with hundreds of pins; 411

ZIF socket, or Zero Insertion Force socket, refers to a socket that permits a device with large numbers of pins to be dropped into the socket rather than requiring pressure insertion; 38

Zip refers to a file compression utility; 350