




Table of Contents





Page 1: Title Page
Page 2: Am186CC Processor
Page 3: Ethernet
Page 4: System Memory
Page 5: ISDN S Interface
Page 6: ISDN U Interface
Page 7: POTS - RSLIC 1
Page 8: POTS - RSLIC 2
Page 9: POTS - DSLAC
Page 10: Clock/Configuration
Page 11: Power
Page 12: Serial/USB
Page 13: TIP/PIO
Page 14: MISC

Am186CC ISDN Router Schematics

Rev 1.0: Original design
Rev 1.1: Updated design
Rev 2.0: Updated design
Rev 2.1: Updated design

Reference Design

		(C) Advanced Micro Devices, Inc. (800) 222-9323
5204 E. Ben White Blvd. Austin, TX 78741 AMD Proprietary/All Rights Reserved		
Design Name Am186CC ISDN Router (Reference Design) - Cover Page		
Size 16x125	Schematic Sheet Name COVER.SCH	Rev 2.1
Date: Tuesday, July 20, 1999		Sheet 1 of 14




(C) Advanced Micro Devices, Inc. (800) 222-9323

5204 E. Ben White Blvd.
Austin, TX 78741
AMD Proprietary/All Rights Reserved

Design Name: Am186CC ISDN Router (Reference Design)
- Am186CC Processor





Size: 16x125
Schematic Sheet Name: PROCESSOR.SCH
Rev: 2.1

Date: Tuesday, July 20, 1999
Sheet: 2 of 14



Inputs/Outputs from PAL16V8
 A0 - Used to generate CE# to low byte of SRAM
 MEMW# - Write pulse to SRAM, high and low bytes
 MASTER# - Used to tri-state A0 and MEMW#
 HLDA - Inverted from 186CC to PCNetISA


Layout Note:
 Keepout Area, No Power or GND planes
 Signal Trace = 20 mils, route all traces
 on top signal layer







Am186CC DRAM - System RAM

Am186CC Flash - System ROM

PCNetISA SRAM - Packet Buffer






Rev. 2.0: Changed two 32Kx8 parts to one 64Kx16 part.





AM79C32 - ISDN S Interface

Layout Note:
79C32 is a single substrate device. Separate Vcc plane for this area, connected to System Vcc through single point. See Bypass Cap below for bulk capacitance.


Layout Note:
Keepout Area, No Power or GND planes
Signal Trace = 20 mils, route all traces on top signal layer



MCLK_C32 is synchronized with GCI/IOM-S FS and PCLK to support timing requirements of the DSLAC. BCLK_C32 is also use to synchronize MCLK_C32





LEDs Connected to PIOs



(C) Advanced Micro Devices, Inc. (800) 222-9323		
5204 E. Ben White Blvd. Austin, TX 78741 AMD Proprietary/All Rights Reserved		
Design Name		
Am186CC ISDN Router (Reference Design)- ISDN S Interface		
Size	Schematic Sheet Name	Rev
Hex125	ISDN_S.SCH	2.1
Date:	Tuesday, July 20, 1999	Sheet 5 of 14

U Interface

Layout Note:
Separate Vcc plane for this area,
includes all components on right
half of page. Connect to system Vcc
through single point.








(C) Advanced Micro Devices, Inc. (800) 222-9323	
5204 E. Ben White Blvd. Austin, TX 78741 AMD Proprietary/All Rights Reserved	
Design Name	Am186CC ISDN Router (Reference Design) - ISDN U Interface
Size	Schematic Sheet Name
16x125	ISDN_U.SCH
Date: Tuesday, July 20, 1999	Sheet 6 of 14
Rev	2.1

BSCLK - From PAL16V8.
PIO38 is used to
tri-state(with pull-up)
SCLK when T7237 is not
accessed by AM186CC.

Tri-State Control for SCLK
input to T7237

Layout Note:
Keepout Area, No Power or GND planes
Signal Trace = 20 mils, route all traces
on top signal layer

Width of Tip and Ring traces should be
50 mils





(C) Advanced Micro Devices, Inc. (800) 222-9323
 5204 E. Ben White Blvd.
 Austin, TX 78741
 AMD Proprietary/All Rights Reserved

Design Name
 Am186CC ISDN Router (Reference Design) - RSLIC Page 1

Size 16x125 Schematic Sheet Name POTS_RSLIC1.SCH Rev 2.1

Date: Tuesday, July 20, 1999 Sheet 7 of 14





PIO functions as separate chip
select for individual programming of
POTs channels



PIO17 functions as separate chip
select for individual programming of
POTs channels

POTs Functionality with S or U Transceivers


ISDN U Interface: The T7237 does not tri-state FS. When using the 79C32 for ISDN S Interface, remove R_UFS. For ISDN U Interface, populate R_UFS. (See schematic page 6)

ISDN S Interface: The 79C32 GCI Port must be synchronized with MCLK_C32. Jumper MCLK_PAL to MCLK_DSLAC and PCLK_PAL to PCLK_DSLAC for operation with the 79C32

ISDN U Interface: The T7237 can drive both MCLK_DSLAC and PCLK_DSLAC using TDMCLK. Jumper GCI2 with MCLK_DSLAC and PCLK_DSLAC for operation with the T7237



CPU, USB AND UART CLOCKS




CPU PLL CLK MODES

CPUCLKS1	CPUCLKS2	CPU PLL MODE
1	1	2X PLL (DEFAULT)
1	0	4X PLL
0	1	1X PLL
0	0	PLL BYPASS


USB PLL CLK MODES

USBCLS1	USBCLS2	USB PLL MODE
1	1	USE CPU CLK, USB PLL DISABLED
1	0	4X PLL
0	1	2X PLL (DEFAULT)
0	0	PLL BYPASS






Reset Configuration

Populate D0, D2 and D12



Reset Circuit






Am186CC USB Attach/Detach




- Attach**
- 1) Am186CC polls USB_Detect for high logic level
 - 2) Am186CC drives USB_Vcc to enable LDO
- Detach**
- 1) Am186CC polls USB_Detect for low logic level
 - 2) Am186CC Tri-states USBD+/-
 - 3) Am186CC removes USB_Vcc to disable LDO(Q1 isolates USB_Detect)

USB INTERFACE



(C) Advanced Micro Devices, Inc. (800) 222-9323		
5204 E. Ben White Blvd. Austin, TX 78741 AMD Proprietary/All Rights Reserved		
Design Name	Am186CC ISDN Router (Reference Design) - Serial and USB Ports	
Size 16x125	Schematic Sheet Name SERIAL_USB.SCH	Rev 2.1
Date: Tuesday, July 20, 1999	Sheet 12 of 14	

Tip Conn.



PIO RESOURCE ASSIGNMENTS

PIO	SIGNAL	FUNCTIONALITY
PIO35	SRDY	FLASH BANK SELECT
PIO31	PCS7#	FLASH RY/BY# INPUT
PIO42	RXD_C	USB_DETECT
PIO43	TXD_C	USB_VCC
PIO18	RTRA	LED ISDN B1
PIO39	RTR_B#	LED ISDN B2
PIO32	PCS6#	LED ISDN D
PIO8	ARDY	LED USB
PIO17	CTSA	CE FOR DSLAC
PIO28	TMROUT0	HSUART PnP - DSR
PIO27	TMRIN0	HSUART PnP - RI
PIO1	TMROUT1	HSUART PnP - DTR
PIO0	TMRIN1	HSUART PnP - CD
PIO38	CTS_B	T7237 SCLK CNTL
PIO40	RCLK_B	POTS LINE 1 RINGING SIGNAL
PIO41	TCLK_B	POTS LINE 2 RINGING SIGNAL
PIO2	PCS5#	DTMF1 OE
PIO3	PCS4#	DTMF2 OE
PIO44	CTSC#	HSUART CTSHU#
PIO45	RTRC#	HSUART RTRHU#

CHIP SELECT ASSIGNMENTS

CHIP SELECTS	DEVICE	INTERFACE
UCS#	FLASH	16 BIT
LCS#/RAS0#	DRAM	16 BIT
MCS1#/CAS1#	DRAM	16 BIT
MCS2#/CAS0#	DRAM	16 BIT
MCS0#	SRAM	16 BIT
PCS1#	79C32	8 BIT
PCS2#	PCNetISA II	8 BIT
PCS3#	TIP	8 BIT

INTERRUPT ASSIGNMENTS

INTERRUPT	DEVICE	POLARITY
INT6	79C32	ACTIVE LOW EDGE
INT2	T7237	ACTIVE LOW EDGE
INT3	PCNetISA II	ACTIVE HIGH EDGE
INT0	TIP ETHERNET	ACTIVE HIGH EDGE
INT7	TIP SERIAL PORT 1	ACTIVE HIGH EDGE
INT8	TIP SERIAL PORT 0	ACTIVE HIGH EDGE
INT4	DTMF 1	ACTIVE HIGH
INT1	DTMF 2	ACTIVE HIGH
INT5	USB	INTERNAL

(C) Advanced Micro Devices, Inc. (800) 222-9323


5204 E. Ben White Blvd.
Austin, TX 78741
AMD Proprietary/All Rights Reserved

Design Name
Am186CC ISDN Router (Reference Design) - TIP/PIO/Termination


Size 16x125 Schematic Sheet Name TIP_PIO_TERMINATION.SCH Rev 2.1

Date: Tuesday, July 20, 1999 Sheet 13 of 14



74ACT04 Connected to VCC5



74ACT08 Connected to VCC5



74ACT125 Connected to VCC5



(C) Advanced Micro Devices, Inc. (800) 222-9323 5204 E. Ben White Blvd. Austin, TX 78741 AMD Proprietary/All Rights Reserved		
Design Name		
Am186CC ISDN Router (Reference Design) - Miscellaneous		
Size	Schematic Sheet Name	Rev
16x125	MISC.SCH	2.1
Date:	Monday, August 09, 1999	Sheet 14 of 14