

# ***Digital Voice Echo Canceller with a TMS32020***

---

---

*APPLICATION REPORT: SPRA129*

*Author David Messerschmitt, David Hedberg,  
Christopher Cole, Amine Haoui, and Peter Winship  
Technekron Communications Systems*

*Digital Signal Processing Solutions  
1989*



## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

## **TRADEMARKS**

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

## CONTACT INFORMATION

US TMS320 HOTLINE	(281) 274-2320
US TMS320 FAX	(281) 274-2324
US TMS320 BBS	(281) 274-2323
US TMS320 email	<a href="mailto:dsph@ti.com">dsph@ti.com</a>

# Digital Voice Echo Canceller with a TMS32020

---

---

---

## Abstract

This report covers both the theory and implementation of a single chip TMS32020 digital voice echo canceller. The single-chip system can perform a 128-tap or 16-ms echo cancellation for telephone network applications. The echo canceller is implemented in accordance with the CCITT recommendation (G.165). A simulation has been performed to test the echo canceller, and the result exceeds the CCITT requirements.



## **Product Support on the World Wide Web**

Our World Wide Web site at [www.ti.com](http://www.ti.com) contains the most up to date product information, revisions, and additions. Users registering with TI&ME can build custom information pages and receive new product updates automatically via email.

## INTRODUCTION

Echo cancellers using adaptive filtering techniques are now finding widespread practical applications to solve a variety of communications systems problems.<sup>1</sup> These applications are made possible by the recent advances in microelectronics, particularly in the area of Digital Signal Processors (DSPs). Cancelling echoes for long-distance telephone voice communications, full-duplex voiceband data modems, and high-performance "handsfree" audio-conferencing systems (including speakerphones) are a few examples of these applications.

The continuing deployment of all-digital toll switches, satellite-based voice and data networks, and new intercontinental long-haul circuits have been accompanied by more widespread use of all-digital voice echo cancellers in carrier systems.<sup>2</sup> In addition, new low-cost integrated single-channel echo cancellers are expected to see increasing application in smaller systems for audio teleconferencing and low-cost voice/data communications using private satellite earth stations.

Advancements in single-chip programmable digital signal processor technology now make it attractive to implement modular per-channel echo canceller architectures with all the functions required for a single echo canceller

integrated within a single device. A programmable DSP implementation offers the advantages of a short development and test schedule and the flexibility to meet custom product requirements by extending software-based functional building blocks rather than designing new hardware.

This application report describes the implementation of an integrated 128-tap (16-ms span) digital voice echo canceller on the Texas Instruments TMS32020 programmable signal processor. The implementation features a direct interface for standard PCM codecs (e.g., Texas Instruments TCM2913) and meets the requirements of the CCITT (International Telegraph and Telephone Consultative Committee) Recommendation G.165 for echo cancellers.<sup>3</sup> This report presents the requirements for echo cancellation in voice transmission and discusses the generic echo cancellation algorithms. The implementation considerations for a 128-tap echo canceller on the TMS32020 are then described in detail, as well as the software logic and flow for each program module.

A hardware demonstration model of a 128-tap voice echo canceller using the TMS32020 has been constructed and tested. Figure 1 shows a photograph of the echo canceller demonstration system. The main features of this model are described within the report. The appendixes contain complete source code and a schematic for the demonstration system echo canceller module.




Figure 1. Echo Canceller Demonstration System

## ECHO CANCELLATION IN VOICE TRANSMISSION

### Echoes in the Telephone Network

The source of echoes can be understood by considering a simplified connection between two subscribers, S1 and S2, as shown in Figure 2. This connection is typical in that it contains two-wire segments on the ends, a four-wire connection in the center, and a hybrid at each end to convert from two-wire transmission to four-wire transmission. Each two-wire segment consists of the subscriber loop and possibly some portion of the local network. Over this segment, both directions of transmission are carried by the same wire pair, i.e., signals from speakers S1 and S2 are superimposed on this segment. On the four-wire section, the two directions of transmission are segregated. The speech from speaker S1 follows the upper transmission path, as indicated by the arrow, while speech originating from S2 follows the lower path. The segregation of the two signals is necessary where it is desired to insert carrier terminals, amplifiers, or digital switches.

The hybrid is a device that converts two-wire to four-wire transmission. The role of the hybrid on the right-hand side is to direct the signal energy arriving from S1 to the two-wire segment of S2 without allowing it to return to S1 via the lower four-wire transmission path. Because of impedance mismatches (unfortunately occurring in practice), some of this energy will be returned to speaker S1, who then hears a delayed version of his speech. This is the source of "talker echo."

The subjective effect of the talker echo depends on the delay around the loop. For short delays, the talker echo represents an insignificant impairment if the attenuation is reasonable (6 dB or more). This is because the talker echo is indistinguishable from the normal sidetone in the telephone. For satellite connections, the delay in each four-wire path is about 270 ms as a consequence of the high altitude of synchronous satellites. This means that the round-trip echo delay is approximately 540 ms, which makes it very disturbing to the talker, and can in fact make it quite difficult to carry on a conversation. When such is the case, it is

essential to find ways of controlling or removing that echo. Since the subjective annoyance of echo increases with delay as well as echo level due to hybrid return energy, the measures for control depend on the circuit length.

For terrestrial circuits under 2,000 miles, the via net loss (VNL) plan,<sup>4</sup> which regulates loss as a function of transmission distance, is used to limit the maximum echo-to-signal ratio. On circuits over this length (e.g., intercontinental circuits), echo suppressors or cancellers are used. An echo suppressor is a voice-operated switch that attempts to open the path from listener to talker whenever the listener is silent. However, echo suppressors perform poorly since echo is not blocked during periods of doubletalk. They impart a choppiness to speech and background noise as the transmission path is opened and closed. Due to recent decreasing trends in DSP costs, digital echo cancellers are now viable as replacements for most of the circuits using echo suppressors.

For satellite circuits with full hop delays of 540 ms, echo suppressors are subjectively inadequate, and cancellers must be employed.

### Digital Echo Cancellers in Voice Carrier Systems

The principle of the echo canceller for one direction of transmission is shown in Figure 3. The portion of the four-wire connection near the two-wire interface is shown in this figure, with one direction of voice transmission between ports A and C, and the other direction between ports D and B. All signals shown are sampled data signals that would occur naturally at a digital transmission terminal or digital switch. The far-end talker signal is denoted  $y(i)$ , the undesired echo  $r(i)$ , and the near-end talker  $x(i)$ . The near-end talker is superimposed with the undesired echo on port D. The received signal from far-end talker  $y(i)$  is available as a reference signal for the echo canceller and is used by the canceller to generate a replica of the echo called  $\hat{r}(i)$ . This replica is subtracted from the near-end talker plus echo to yield the transmitted near-end signal  $u(i)$  where  $u(i) = x(i) + r(i) - \hat{r}(i)$ . Ideally, the residual echo error  $e(i) = r(i) - \hat{r}(i)$  is very small after echo cancellation.




Figure 2. A Simplified Telephone Connection






Figure 3. Echo Canceller Configuration

The echo canceller generates the echo replica by applying the reference signal to a transversal filter (tapped-delay line), as shown in Figure 4. If the transfer function of the transversal filter is identical to that of the echo path, the echo replica will be identical to the echo, thus achieving total cancellation. Since the transfer function of the echo path from port C to port D is not normally known in advance, the canceller adapts the coefficients of the transversal filter. To reduce error, the adaptation algorithm infers from the cancellation error  $e(i)$  (when no near-end signal is present) the appropriate correction to the transversal filter coefficients.

The number of taps in the transversal filter of Figure 4 is determined by the duration of the impulse response of the echo path from port C to port D. The time span over which this impulse response is significant (i.e., nonzero) is typically 2 to 4 ms. This corresponds to 16 to 32 tap positions with 8-kHz sampling. However, because of the portion of the four-wire circuit between the location of the echo canceller and the hybrid, this response does not begin

at zero, but is delayed. The number of taps  $N$ , must be large enough to accommodate that delay. With  $N = 128$ , delays of up to 16 ms (or about 1,200 miles of "tail" circuit) can be accommodated.

In practice, it is necessary to cancel the echoes in both directions of a trunk. For this purpose, two adaptive cancellers are used, as shown in Figure 5, where one cancels the echo from each end of the connection. The near-end talker for one of the cancellers is the far-end talker for the other. In each case, the near-end talker is the "closest" talker, and the far-end talker is the talker generating the echo being cancelled. It is desirable to position these two "halves" of the canceller in a split configuration, as shown in Figure 5, where the bulk of the delay in the four-wire portion of the connection is in the middle. The reason is that the number of coefficients required in the echo-cancellation filter is directly related to the delay of the tail circuit between the location of the echo canceller and the hybrid that generates the echo. In the split configuration, the largest delay is not




Figure 4. Echo Estimation Using a Transversal Filter




Figure 5. Split-Type Echo Canceller for Two Directions of Transmission

in the echo path of either half of the canceller. Therefore, the number of coefficients is minimized.

The digital voice echo canceller can be applied in a variety of transmission equipment configurations. Some of these are illustrated in Figures 6 through 8.

Figure 6 shows a single-channel echo canceller with a four-wire analog interface. The TMS32020 implementation described in this application report provides for the serial PCM codec interface required for this common configuration.

In digital carrier transmission systems, digital voice channels are usually carried in groups of 24 using the T1 group format.<sup>5</sup> As indicated in Figures 7 and 8, a T1-compatible digital voice echo canceller can be implemented with 24 single-channel echo cancellers connected directly to the serial 1.544-Mbps T1 PCM data streams for the transmit and receive groups.

Figures 9 through 11 show the appropriate architectures for applying digital voice echo cancellers to analog switching and analog transmission channel groups within the telephone network.




Figure 6. Single-Channel Four-Wire VF Echo Canceller




Figure 7. Standalone Digital T1 Echo Cancellable




Figure 8. Per-Channel Architecture for a T1 Digital Echo Cancellable




Figure 9. Digital Switch to Analog Facility




Figure 10. Analog Facility to Digital Facility




Figure 11. Analog Facility to Analog Facility

## ECHO CANCELLATION ALGORITHMS

Generic algorithm requirements for each major signal processing function are discussed in this section. The signal processing flow for a single-channel digital voice echo canceller is shown in the block diagram of Figure 12.

### Adaptive Transversal Filter

The reflected echo signal  $r(i)$  at time  $i$  (see Figure 3) can be written as the convolution of the far-end reference signal  $y(i)$  and the discrete representation  $h_k$  of the impulse response of the echo path between port C and D.

$$r(i) = \sum_{k=0}^{N-1} h_k y(i-k) \quad (1)$$

Linearity and a finite duration  $N$  of the echo-path response have been assumed. An echo canceller with  $N$  taps adapts the  $N$  coefficients  $a_k$  of its transversal filter to produce a replica of the echo  $\hat{r}(i)$  defined as follows:

$$\hat{r}(i) = \sum_{k=0}^{N-1} a_k y(i-k) \quad (2)$$

Clearly, if  $a_k = h_k$  for  $k=0, \dots, N-1$ , then  $\hat{r}(i) = r(i)$  for all time  $i$  and the echo is cancelled exactly.

Since, in general, the echo-path impulse response  $h_k$  is unknown and may vary slowly with time, a closed-loop coefficient adaptation algorithm is required to minimize the average or mean-squared error (MSE) between the echo and its replica. From Figure 3, it can be seen that the near-end error signal  $u(i)$  is comprised of the echo-path error  $r(i) - \hat{r}(i)$  and the near-end speech signal  $x(i)$ , which is uncorrelated with the far-end signal  $y(i)$ . This gives the equation

$$E(u^2(i)) = E(x^2(i)) + E(e^2(i)) \quad (3)$$

where  $E$  denotes the expectation operator. The echo term  $E(e^2(i))$  will be minimized when the left-hand side of (3) is minimized. If there is no near-end speech ( $x(i) = 0$ ), the minimum is achieved by adjusting the coefficients  $a_k$  along the direction of the negative gradient of  $E(e^2(i))$  at each step with the update equation

$$a_k(i+1) = a_k(i) - \beta \frac{\partial E(e^2(i))}{\partial a_k(i)} \quad (4)$$

where  $\beta$  is the stepsize. Substituting (1) and (2) into (3) gives from (4) the update equation

$$a_k(i+1) = a_k(i) + 2\beta E[e(i) y(i-k)] \quad (5)$$




Figure 12. Signal Processing for a Digital Voice Echo Canceller

In practice, the expectation operator in the gradient term  $2\beta E[e(i)y(i-k)]$  cannot be computed without a priori knowledge of the reference signal probability distribution. Common practice is to use an unbiased estimate of the gradient, which is based on time-averaged correlation error. Thus, replacing the expectation operator of (5) with a short-time average, gives

$$a_k(i+1) = a_k(i) + 2\beta \frac{1}{M} \sum_{m=0}^{M-1} e(i-m)y(i-m-k) \quad (6)$$

The special case of (6) for  $M = 1$  is frequently called the least-mean-squared (LMS) algorithm or the stochastic gradient algorithm. Alternatively, the coefficients may be updated less frequently with a thinning ratio of up to  $M$ , as given in

$$a_k(i+M+1) = a_k(i) + 2\beta \sum_{m=0}^{M-1} e(i+M-m)y(i+M-m-k) \quad (7)$$

Computer simulations of this "block update" method show that it performs better than the standard LMS algorithm (i.e.,  $M = 1$  case) with noise or speech signals.<sup>6</sup> Many cancellers today avoid multiplication for the correlation function in (7), and instead use the signs of  $e(i)$  and  $y(i-k)$  to compute the coefficient updates. However, this "sign algorithm" approximation results in approximately a 50-percent decrease in convergence rate and an increase in

degradation of residual echo due to interfering near-end speech.

The convergence properties of the algorithm are largely determined by the stepsize parameter  $\beta$  and the power of the far-end signal  $y(i)$ . In general, making  $\beta$  larger speeds the convergence, while a smaller  $\beta$  reduces the asymptotic cancellation error.

It has been shown that the convergence time constant is inversely proportional to the power of  $y(i)$ , and that the algorithm will converge very slowly for low-power signals.<sup>7</sup> To remedy that situation, the loop gain is usually normalized by an estimate of that power, i.e.,

$$2\beta = 2\beta(i) = \frac{\beta_1}{P_y(i)} \quad (8)$$

where  $\beta_1$  is a compromise value of the stepsize constant and  $P_y(i)$  is an estimate of the average power of  $y(i)$  at time  $i$ .

$$P_y(i) = (L_y(i))^2 \quad (9)$$

where  $L_y(i)$  is given by

$$L_y(i+1) = (1-\rho)L_y(i) + \rho|y(i)| \quad (10)$$

The estimate  $\rho y(i)$  is used since the calculation of the exact average power is computation-expensive.

#### Near-End Speech Detector

When both near-end and far-end speakers are talking, the condition is termed "doubletalk." Since the error signal

$u(i)$  of Figure 2 contains a component of the near-end talker  $x(i)$  in addition to the residual echo-cancellation error, it is necessary to freeze the canceller adaptation during doubletalk in order to avoid divergence. Doubletalk status can be detected by a near-end speech detector operating on the near-end and far-end signals  $y(i)$  and  $s(i)$ , respectively.

A commonly used algorithm by A. A. Geigel<sup>8</sup> consists of declaring near-end speech whenever

$$|s(i)| = |x(i) + r(i)| \geq \frac{1}{2} \max\{|y(i)|, |y(i-1)|, \dots, |y(i-N)|\} \quad (11)$$

where  $N$  is the number of samples in the echo canceller transversal filter memory. It is necessary to compare  $s(i)$  with the recent past of the far-end signal rather than just  $y(i)$  because of the unknown delay in the echo path. The factor of one-half is based on the hypothesis that the echo-path loss through a hybrid is at least 6 dB. The algorithm in effect performs an instantaneous power comparison over a time window spanning the echo-path delay range.

A more robust version of this algorithm uses short-term power estimates,  $\bar{y}(i)$  and  $\bar{s}(i)$ , for the power estimates of the recent past of the far-end receive signal  $y(i)$  and the near-end hybrid signal  $s(i)$ , respectively. These estimates are computed recursively by the equations

$$\bar{s}(i+1) = (1 - \alpha) \bar{s}(i) + \alpha |s(i)| \quad (12)$$

$$\bar{y}(i+1) = (1 - \alpha) \bar{y}(i) + \alpha |y(i)| \quad (13)$$

where the filter gain  $\alpha = 2^{-5}$ . For this version of the algorithm, near-end speech is declared whenever

$$\bar{s}(i) \geq \frac{1}{2} \max(\bar{y}(i), \bar{y}(i-1), \dots, \bar{y}(i-N)) \quad (14)$$

Since the near-end speech detector algorithm detects short-term power peaks, it is desirable to continue declaring near-end speech for some hangover time after initial detection.

### Residual Echo Suppressor

Nonlinearities in the echo path of the telephone circuit and uncorrelated near-end speech limit the amount of achievable suppression in the circuit from 30 to 35 dB. Thus, there is no merit in achieving more than a certain degree of cancellation.

The use of a residual echo suppressor algorithm has been found to be subjectively desirable.<sup>7</sup> During doubletalk, the residual suppressor must be disabled. A common

suppression control algorithm is to detect when the return signal power falls below a threshold based on the receive reference signal power. If the return signal consists only of residual echo and the canceller has properly converged, then the residual echo level will be below the threshold and the transmitted return signal will be set to zero.

The return signal power is estimated by the equation

$$L_u(i+1) = (1 - \rho) L_u(i) + \rho |u(i)| \quad (15)$$

The reference power estimate  $L_y(i)$  is given by (10). Suppression is enabled on the transmitted signal  $u(i)$  (i.e.,  $u(i) = 0$ ) whenever  $L_u(i)/L_y(i) < 2^{-4}$ . This corresponds to a suppression threshold of 24 dB.

### IMPLEMENTATION OF A 128-TAP ECHO CANCELLER WITH THE TMS32020

The TMS32020 is ideally suited for the implementation of a single 128-tap digital voice echo canceller channel since it has the capability and features to implement all of the required functions with full precision. This section discusses an implementation approach that meets or exceeds the performance of currently available products and the requirements of the CCITT G.165 recommendations.<sup>3</sup>

#### Echo Canceller Performance Requirements

Echo cancellers have the following fundamental requirements:

1. Rapid convergence when speech is incident in a new connection
2. Low-returned echo level during singletalking (i.e., echo-return loss enhancement)
3. Slow divergence when there is no signal
4. Rapid return of the echo level to residual if the echo path is interrupted
5. Little divergence during doubletalking

The CCITT recommendation G.165 specifies echo canceller performance requirements with band-limited white-noise (300 – 3400 Hz) test signals at the near-end and far-end input signal ports. The test specifications of G.165 are summarized in Table 1.

Digital voice echo canceller products are typically designed to accommodate circuits with tail delays of 16 ms or more and circuits with echo-return loss levels greater than 3 dB to 6 dB. Typical digital voice echo canceller product specifications are summarized in Table 2.

**Table 1. CCITT G.165 Performance Test Specifications**

CCITT TEST	DESCRIPTION	PERFORMANCE REQUIREMENT
1. Final echo return loss (ERL) after convergence; singletalk mode	Input noise level: -10 dbm0 to -30 dbm0 Circuit ERL: 10 dB Steady-state residual echo level after convergence with no near-end signal	-40 dbm0
2. Convergence rate; singletalk mode	Input noise level: -10 dbn 0 Combined echo loss after 500 ms from initialization with cleared register and with near-end signal set to zero at initialization time	≥ 27 dB
3. Leak rate	Degradation of residual echo after 2 minutes from time all signals are removed from fully converged canceller	≤ 10 dB
4. Infinite return loss convergence	Input noise level: -10 dbm0 to -30 dbm0 Circuit ERL: 10 dB Returned echo level 500 ms after echo path is interrupted	-40 dbm0

**Table 2. Typical Echo Canceller Product Specifications**

PARAMETER	SPECIFICATION
1. Maximum tail circuit length	16, 32, or 48 ms
2. Absolute delay	0.375 ms maximum
3. Minimum echo return loss	6 dB
4. Convergence	24 dB enhancement in 250 ms
5. Residual echo level (-30 to -10 dbm0 receive level)	-40 dbm0 (suppressor disabled) -65 dbm0 (suppressor enabled)
6. Speech detector threshold	6 dB below receive level
7. Speech detector hangover time	75 ms

### Implementation Approach

In the implementation of the generic echo-cancelling algorithms discussed above, the coefficient update process dominates the computational requirement and efficiency of DSP realizations. The DSP efficiency and speed, in turn, determines the maximum number of echo canceller taps that can be achieved with the processor.

The block update approach of (7) with  $M = 16$  was chosen for the TMS32020 implementation because it takes advantage of the efficient multiply and accumulate capabilities of the processor. Using the block update approach, a full-performance 128-tap canceller can be realized with a small margin. During each sample period (125  $\mu$ s), 8 out of 128 coefficients are updated using correlation of the 16 past error and signal values.

Computer simulation studies were undertaken to verify the performance of the block update algorithm ( $M = 16$ ) in comparison with the stochastic gradient algorithm ( $M = 1$ ), taking into account the finite-precision and word-length limitations of the TMS32020. Figures 13 and 14 show the simulation results for three values of the compromise stepsize constant  $\beta_1$ , defined in (8). The curves represent the average of 600 samples for single convergence runs from a zero initial condition with white-noise input. The block update algorithm performs better than the stochastic gradient algorithm for all three values. For values of  $\beta_1$  larger than  $2^{-8}$ , the algorithm can become unstable. Therefore, for both practical and performance reasons, the value  $\beta_1 = 2^{-10}$  was chosen for implementation.




Figure 13  
Convergence Performance of the Block Update Algorithm  
and Stochastic Gradient Algorithm




Figure 14  
Convergence Performance of the Block Update Algorithm

In the TMS32020 implementation, it is convenient and desirable to normalize both the stepsize and the error variables  $u(i)$  by the square root of the power estimate  $P_y(i)$ , i.e.,  $L_y(i)$  of (9).

Normalizing  $u(i)$  and the stepsize separately enables the product term of (7) to be computed with single precision on the TMS32020 without significant loss of precision or overflow due to varying signal level.

Table 3 gives a description of the program variables together with their names and ranges, and summarizes the number formats chosen for the echo canceller implementation. One of the most important aspects of the implementation approach is the handling of the binary representation of the signal samples, algorithm variables, coefficients, and constant parameters for various stages of the processing. The notation (Q.F) is used to define the representation of either 16-bit numbers or 32-bit accumulator numbers, where F specifies the number of bits which are to the right of the implicit binary point. The assignments of Table 3 ensure that the algorithm can be executed on the TMS32020 with single-precision arithmetic and with no significant loss of precision.

#### Memory Requirements

The echo canceller algorithm requires the storage of both reference samples and variable coefficients in on-chip data RAM so that the required FIR and block update convolution can be performed efficiently using the RPTK and MACD instructions. Therefore, the coefficients  $a_k$  are stored in block B0, which is configured as program memory. The 16 normalized error samples for coefficient updating are also stored in B0. The 128 reference signal samples  $y(i)$  are stored in data RAM along with an additional 16 reference samples  $y(1-129), \dots, y(i-143)$ , which are used in the update of coefficients  $a_{112}, \dots, a_{127}$ . The echo canceller data memory locations are summarized in Table 4.

#### Software Logic and Flow

A flowchart of the TMS32020 program for a 128-tap digital voice echo canceller is shown in Figure 15.

In Table 5, the instruction cycle and memory requirements are listed for the various blocks of the program implementation. The blocks are listed in the order of execution.



**Table 3. Algorithm Number Representation on the TMS32020**

VARIABLE	DESCRIPTION	BINARY REPRESENTATION	RANGE
$a_0, a_1, \dots, a_{127}$	Filter coefficients	(Q.15)	$[-1, 1 - 2^{-15}]$
$y(i), y(i-1), \dots, y(i-143)$	Reference samples	(Q.0)	$[-2^{15}, 2^{15} - 1]$
$s(i)$	Near-end signal	(Q.0)	$[-2^{15}, 2^{15} - 1]$
$r(i)$	Echo estimate	(Q.0)	$[-2^{15}, 2^{15} - 1]$
$L_y(i)$	Average absolute value of $y(k)$	(Q.0)	$[0, 2^{15} - 1]$
$L_y(i)^{-1}$		(Q.15)	$[-1, 1 - 2^{-15}]$
$u(i)$	Near-end signal minus echo estimate $s(k) - r(k)$	(Q.0)	$[-2^{15}, 2^{15} - 1]$
$un(i), \dots, un(i-15)$	Normalized outputs $un(i) = u(i) \times L_y(i)^{-1}$	(Q.15)	$[-1, 1 - 2^{-15}]$
$\tilde{s}(i)$	Short-time average of $2 \times  s(i) $	(Q.0)	$[0, 2^{15} - 1]$
$\tilde{y}(i)$	Short-time average of $ y(i) $	(Q.0)	$[0, 2^{15} - 1]$

**Table 4. Echo Canceller Data Memory Locations**

VARIABLE	SYMBOL	LOCATION	REMARK
$a_0, \dots, a_{127}$	A0, ..., A127	Block B0 767,766, ..., 640	A0 is in higher address
$y(k), \dots, y(k-143)$	Y0, ..., Y143	Block B1 768,769, ..., 911	Y128, ..., Y143 required for block update
$un(k), \dots, un(k-15)$	UN0, ..., UN15	Block B0 512, ..., 527	




Figure 15. Echo Canceller Program Flowchart

**Table 5. Program Module Requirements**

STEP	MODULE FUNCTION	CODE LISTING PAGE	DESCRIPTION	CPU CYCLES	PROGRAM MEMORY LOCATIONS	DATA* MEMORY LOCATIONS
1.	Cycle Start Routine	7	$\mu$ -law to linear conversions; take absolute value of inputs and high-pass filter $s(i)$ .	32	28	11
2.	Echo Estimation Routine	9	FIR convolution of reference samples and filter coefficients to get echo replica $r(i)$ .	156	14	258
3.	Compute Output	9	$u(i) = s(i) - r(i)$ Store $u(i)$ .	6	6	2
4.	Residual Output Suppression Routine	10	If output power below threshold, set $u(i) = 0$ .	12	15	4
5.	Linear to $\mu$ -law Compression Routine	11	Convert $u(i)$ to $\mu$ -law.	26	35	4
6.	Power Estimation Routine	13	Estimate short-term power of $u(i)$ and $y(i)$ .	28	14	6
7.	Output Normalization	14	Compute $u_n(i) = \frac{u(i)}{y(i)}$ and clip it.	28	25	19
8.	Near-end Speech Detection	16	Perform maximum test for near-end speech.	54	74	16
9.	Coefficient Increment Update Routine	20	If no near-end speech, compute increments for coefficient group.	183	63	26
10.	Coefficient Update Routine	23	Add increments to coefficient group.	43	43	2
11.	Cycle End Routine	25	Wait for interrupt.	1	3	0
12.	Receive Interrupt Service Routine	25	Save status and read input sample.	$2 \times 14$	14	3
13.	Transmit Interrupt Service Routine	25	Branch to start.	2	2	0
14.	Interrupt Branches	3		12	6	0
15.	Processor Initialization**	4	Clear memory, initialize status and set parameters.	86**	86	0
16.	$\mu$ -law to Linear Conversion Table*	26		0	256	0
<b>Total</b>				<b>614</b>	<b>676</b>	<b>351</b>

\*Locations are entered only for the routine that uses them first.

\*\*Not in main cycle; CPU cycles not counted in total.

The program loop is executed once per I/O data sample period of 125  $\mu$ s. The program loop is interrupt-driven from the output data sample mark of a T1 frame. Depending on the near-end speech detector/hangover status, the coefficient update computation module may be skipped. An input data sample interrupt mark occurs during the program loop at a time dependent on the channel location within the T1 frame. In response to the interrupt, the main program execution is interrupted and saved until the new input samples have been read into memory. At the end of each program loop, the processor waits for the next output sample interrupt.

In the following subsections, the implementation of each major block is described in detail. Each variable used in an equation is referred to by its name in the program enclosed in parentheses.

#### Cycle Start Routine

The voice echo canceller program has been implemented with either  $\mu$ -law or A-law conversion routines as a program option.

The  $\mu$ -law (or A-law) to linear input conversion routine is implemented by table lookup in order to minimize the number of instructions. The 256 14-bit two's-complement number corresponding to the 256 possible 8-bit  $\mu$ -law numbers are stored in program memory. The 8 bits of the  $\mu$ -law number specify the relative address of the corresponding linear number in the table, which is added to the first address in the table to form the absolute program memory address for the linear number. The TBLR instruction is then used to move the number from program to data memory.

In the cycle start routine, the  $\mu$ -law input reference sample is read from memory location DRR2 and converted to its linear representation  $y(i)$  (Y0). Its absolute value is also stored in location ABSY0. The near-end input sample is then read and converted to a linear representation  $sd(i)$  (S0DC). The sample  $s(i)$  is next put through a highpass filter to remove any residual dc offset. The highpass filter is a first-order filter with a 3-dB frequency at 160 Hz. Its output  $s(i)$  (S0) is given by

$$s(i+1) = (1-\gamma) s(i) + \frac{1}{2} (1-\gamma) (sd(i) - sd(i-1)) \quad (16)$$

where  $\gamma = 2^{-3}$ .

Note that the filter implementation requires double-precision arithmetic, with S0 denoting the MSBs of  $s(i)$  and S0LSBS its LSBs.

#### Echo Estimation

The echo estimate  $\hat{f}(i)$  (EEST) is formed by convolving the tap weight coefficients  $a_0, \dots, a_{127}$  (A0, ..., A127) with the 128 most recent reference samples  $y(i), \dots, y(i-127)$  (Y0, ..., Y127).

$$\hat{f}(i) = \sum_{k=0}^{127} a_k y(i-k) \quad (17)$$

This operation is most efficiently implemented on the TMS32020 using the RPTK and MACD instruction. The samples  $y(i), \dots, y(i-127)$  are stored in block B1 of data memory while  $a_0, \dots, a_{127}$  are stored in block B0 configured as program memory. Since the MACD instruction also performs a data move,

$$y(i-k+1) \rightarrow y(i-k) \text{ for } k = 1, \dots, 128 \quad (18)$$

no data shifting is required for the computation of the next echo estimate.

The block update routine used for the coefficient adaptation requires the storage of  $y(i-128), \dots, y(i-143)$  (Y128, ..., Y143) in addition to the most recent 128 samples used in the convolution. Since these samples are not used in the convolution, they are updated using the RPTK and DMOV instructions.

$$y(i-k+1) \rightarrow y(i-k) \text{ for } k = 129, \dots, 143 \quad (19)$$

The tap weight coefficients  $a_0, \dots, a_{127}$  are initially set to zero, and are adjusted by the algorithm to converge to the impulse response of the echo path  $h_0, \dots, h_{127}$ .

$$a_k(i) \rightarrow h_k \text{ for } k = 0, \dots, 127 \quad (20)$$

The  $|h_k| < 1, \forall k$ , because the power gain of the echo path is smaller than unity. The binary representation for the  $a_k$ 's was chosen to be of the form (Q.15) with 15 bits after the binary points. This format represents a number between -1 and  $(1 - 2^{-15})$ . The reference samples and the echo estimate are represented as 16-bit two's-complement integers (no binary point). The 32-bit result of the convolution is therefore of the form (Q.15), and the 16 bits of the echo estimate are the MSB of accumulator low (ACCL) and the 15 LSBs of accumulator high (ACCH). One left shift of the accumulator is required before ACCH is stored in EEST.

#### Residual Error Suppression

The residual cancellation error is set to zero (or suppressed) whenever the ratio of a long-time average of the absolute value of the output (ABSOUT) to a long-time average of the absolute value of the reference signal (ABSY) is smaller than a fixed threshold. The two long-time averages are updated subsequently in the program as described below. The suppression is, of course, disabled when a near-end speech signal is present (HCNTR > 0). The suppression threshold is set at 1/16 or -24 dB.

#### Linear to $\mu$ -Law (A-Law) Conversion

The linear to  $\mu$ -law (A-law) conversion routine is an efficient adaptation to the TMS32020 of the conversion routine written for the TMS32010 and described in the application report, "Companding Routines for the TMS32010."<sup>9</sup>

### Signal and Output Power Estimation

An estimate of the long-time average of  $|u(i)|$  is required by the residual error suppression routine. This estimate  $L_u(i)$  (ABSOUT) is obtained by lowpass filtering  $|u(i)|$  (ABSU0) using the following infinite impulse response (IIR) filter:

$$L_u(i+1) = (1-\alpha) L_u(i) + \alpha |u(i)| \quad (21)$$

where  $\alpha = 2^{-7}$ . In terms of the program variables, the IIR filter is given by

$$\text{ABSOUT} = 2^{-16} (2^{16} \times \text{ABSOUT} - 2^9 \times \text{ABSOUT} + 2^9 \times \text{ABSU0}) \quad (22)$$

Similarly, the estimate  $L_y(i)$  (ABSY) of the long-term average of  $y(i)$  (ABSY0) is the output of an IIR filter with the same  $\alpha$ , but differs from the above filter by the addition of a cutoff term that prevents the estimate from taking values smaller than a desired level.

$$\text{ABSY} = 2^{-16} (2^{16} \times \text{ABSY} - 2^9 \times \text{ABSY} + 2^9 \times \text{ABSY0} + 2^9 \times \text{CUTOFF}) \quad (23)$$

This insures that  $\text{ABSY} \geq \text{CUTOFF}$  even if  $\text{ABSY0}$  is zero for a long time.

Since  $L_y(i)$  is used to normalize the algorithm stepsize, this feature is important in order to prevent excessively large stepsizes when the far-end talker is silent.

The stepsize is normalized according to

$$2\beta(i) = \frac{\beta_1}{L_y^2(i)} \quad (24)$$

In order to avoid double-precision arithmetic, this normalization is carried out in two stages (as described in the subsection on coefficient adaptation). Each of the stages requires a division by  $L_y(i)$ . It is more efficient to compute  $L_y(i)^{-1}$  (IABS $y$ ) and replace the divisions by two multiplications.

Since  $\text{ABSY}$  is a positive integer, taking its inverse consists simply of repeating the SUBC instruction. IABS $y$  is a positive fractional number of the form (Q.15), taking values between 0 and  $1-2^{-15}$ .

### Output Normalization

The normalized output  $u_n(i)$  (UN0) is defined as  $\mu(i)/L_y(i)$  and replaces the actual error in the coefficient update routine for finite-precision considerations, described in the subsection on coefficient adaptation. In the absence of near-end speech,  $u_n(i)$  is equal to a normalized cancellation error and is used in the coefficient update. In the presence of near-end speech, no coefficient update is carried out, and the normalized outputs are not used.

The block update approach requires the storage of the 16 most recent normalized outputs  $u_n(i), \dots, u_n(i-15)$  (UN0, ..., UN15). In a given program

cycle, only  $u_n(i)$  is computed and stored, while  $u_n(i-1), \dots, u_n(i-15)$  computed in previous program cycles are only updated using the DMOV instruction.

$$u_n(i-k+1) \leftarrow u_n(i-k) \quad \text{for } k = 1, \dots, 14 \quad (25)$$

In the absence of near-end speech, the normalized output should be a number smaller than one, which is represented as a (Q.15) fraction. To insure that the representation is adequate even in the presence of a near-end signal, the normalized output is clipped at +1 or -1, i.e.,

$$\text{if } u_n(i) > 1.0, \text{ then } u_n(i) = 1.0 \quad (26)$$

$$\text{if } u_n(i) < -1.0, \text{ then } u_n(i) = -1.0$$

### Near-End Speech Detection

Near-end speech is declared if

$$\bar{s}(i) \geq \max(\bar{y}(i), \bar{y}(i-1), \dots, \bar{y}(i-127-h(i))) \quad (27)$$

where  $\bar{s}(i)$  (ABSSOF) is the output of a lowpass filter with input  $2 \times |s(i)|$  (ABSS0). The variable  $\bar{y}(i)$  is a lowpass filtered version of  $|y(i)|$ , and  $h(i)$  (H) a modulo-16 counter. The lowpass filters are IIR filters with short-time constants,

$$s(i+1) = (1-\alpha) s(i) + \alpha \times 2 \times |s(i)| \quad (28)$$

$$y(i+1) = (1-\alpha) y(i) + \alpha \times |y(i)| \quad (29)$$

where  $\alpha = 2^{-5}$ .

The counter  $h(i)$  is incremented by one for every input sample. The routines maintain nine partial maxima  $m_0, m_1, \dots, m_8$  ( $M_0, M_1, \dots, M_8$ ), defined at time  $i = 16m + h(i)$  by

$$\begin{aligned} m_0(i) &= \max(\bar{y}(i), \dots, \bar{y}(i-h(i)+1)) \\ m_1(i) &= \max(\bar{y}(i-h), \dots, \bar{y}(i-h(i)-15)) \\ &\vdots \\ m_8(i) &= \max(\bar{y}(i-h-112), \dots, \bar{y}(i-h(i)-127)) \end{aligned} \quad (30)$$

Figure 16 illustrates how the partial maxima are maintained.

The condition for near-end speech declaration is then equivalent to

$$\bar{s}(i) \geq \max(m_0, \dots, m_8) \quad (31)$$

The partial maxima are updated according to the following recursions:

$$\begin{aligned} \text{if } h = 0, \text{ then } m_0(i) &= \bar{y}(i+1) \\ &\text{and } m_j(i) = m_{j-1}(i) \\ &\text{where } j = 1, \dots, 8 \end{aligned} \quad (32)$$




Figure 16. Partial Maxima for Near-End Speech Detection

and

if  $0 < h \leq 15$ , then  $m_0(i+1) = \max(m_0(i), \tilde{y}(i+1))$   
 and  $m_j(i+1) = m_j(i)$   
 where  $j = 1, \dots, 8$

If near-end speech is declared, a hangover counter (HCNTR) is set equal to a hangover time (HANGT), which was chosen to be 600 samples or 75 ms. If no near-end speech is declared, then the hangover counter is decremented by one, unless it is zero. If the hangover counter is larger than zero, then the coefficient update routine is skipped. Moreover, if the reference signal power estimate  $L_y(i)$  is smaller or equal to the cutoff value of  $-48$  dB, then adaptation is also disabled to avoid divergence during long silences of the far-end talker.

#### Coefficient Adaptation

The 128 coefficients of the transversal filter are divided into 16 groups of 8 coefficients each, as shown in Table 6.

Table 6. The Coefficient Groups

GROUP	COEFFICIENTS
0	$a_0, a_{16}, a_{32}, \dots, a_{112}$
1	$a_1, a_{17}, a_{33}, \dots, a_{113}$
.	.
.	.
15	$a_{15}, a_{31}, a_{47}, \dots, a_{127}$

The coefficients in only one of the groups are updated in a given program cycle, while the other coefficients are not modified. A modulo-16 counter  $h(i)$  ( $H$ ) points to the index of the group to be updated, and is incremented by one during every program cycle.

The update equation is repeated here for ease of reference.

$$a_k(i+1) = a_k(i) + \frac{\beta_1}{(L_y(i))^2} \sum_{m=0}^{15} e(i-m) y(i-k-m) \quad (34)$$

for  $k = h, h + 16, \dots, h + 112$ , where  $h$  is the value of the counter and goes from 0 to 15. The error terms  $e(i-m)$  ( $m = 0, \dots, 15$ ) are the most recent cancellation errors. In this case, the errors are equal to the 15 most recent canceller outputs  $u(i), \dots, u(i-15)$  since the adaptation is carried out only in the absence of a near-end signal.

For finite-precision considerations, the actual implementation of the update equation by the routine is carried out in the following two main steps:

1. Compute eight partial updates:

$$\gamma_k(i) = \sum_{m=k}^{k+15} \frac{u(i-m)}{L_y(i)} y(i-k-m) \quad (35)$$

where  $k = h, h + 16, \dots, h + 112$ .

The normalized outputs  $u_n(i)$ , ...,  $u_n(i - 15)$  have already been computed and stored.

2. Update the coefficients:

$$a_k(i+1) = a_k(i) + \left(2^4 \times (L_y(i)-1 \times 2G) \times \gamma_k(i)\right) 2^{-16} \quad (36)$$

where G (GAIN) is a program parameter that determines the stepsize of the algorithm and has the value 0, 1, 3, ..., 15.

The partial updates  $\gamma_k(i)$  are computed using the MAC instruction in repeat mode. The result is rounded and stored in temporary locations INC0, ..., INC0 + 7 in block B1.

For the second step of the update,  $L_y(i)-1$  (IABSY) is first loaded in the T register with a left shift of G (GAIN). It is then multiplied by each of the  $\gamma_k(i)$ 's. SPM is set to 2 to implement the  $2^4$  multiplication by shifting the P register four positions to the right before adding it to the accumulator (APAC).

#### Interrupt Service Routines

At the end of the cycle, the program becomes idle until a receive interrupt occurs followed by a transmit interrupt that sends it back to the beginning of the cycle. The transmit interrupt routine simply enables interrupts and branches back to the start. The receive interrupt must store the status register ST0 and the accumulator, then read the received sample from DRR, zero its eight most significant bits, and store it in DRR1. It restores the accumulator and status register ST0 before returning to the main program.

#### External Processor Hardware Requirements

Very little external hardware is required to implement a complete single-channel 128-tap echo canceller with the TMS32020. In addition to the processor, only two external 1K x 8 PROMs and some system-dependent interface logic are required. A typical interface circuit for the demonstration system is shown in Appendix A.

The TMS32020 serial I/O ports allow direct interfacing of the echo canceller to a digital T1 carrier data stream.

Three I/O functions must be performed during each T1 frame (125  $\mu$ s). The far-end and the near-end signals must be read in, and the processed near-end signal must be written out. To perform these functions, a timing circuit must extract the T1 clock and the T1 frame marks for each direction of transmission. The timing circuit uses the frame mark to generate a channel mark that selects the desired channel out of the 24 present in the T1 frame. The channel mark goes to a high level during the clock cycle, immediately preceding the eight serial bits of the desired sample.

The T1 clock, channel mark, and serial data signals are directly input into the TMS32020 serial clock (CLKR), serial input control (FSR), and serial input port (DR), respectively. Because data is read in from two directions of transmission, a triple two-to-one multiplexer (e.g., SN74LS157) is required to select one of the two sets of T1 signals to be input into the TMS32020. During each T1 frame, the multiplexer alternates once between each direction of transmission, under the control of the timing circuit.

Since data is written out in only one direction, the TMS32020 serial output port (DX) is directly tied to the outgoing T1 data line. The serial output clock (CLKX) and the serial output control (FSX) signals are the same as the near-end direction-of-transmission CLKR and FSR signals. If the far-end T1 channel-frame location overlaps the near-end T1 channel location in time, it is necessary to delay each far-end sample external to the TMS32020 to permit it to be read following the sample from the near-end direction. This requires an eight-bit serial shift register and some additional timing circuits.

#### Description of a Single-Channel Demonstration System

The demonstration system has been constructed in order to verify the TMS32020 implementation. Two photographs and a block diagram of the demonstration system are provided.

Figure 17 is a photograph of the front panel of the demonstration system, and Figure 18 is a closeup photograph of the single-channel echo canceller module.




Figure 17. Front Panel of the Echo Canceller Demonstration System




Figure 18. Single-Channel Echo Canceller Module



As shown in the block diagram of Figure 19, the demonstration system models two end offices, a delay due to a satellite link, a delay due to a terrestrial link, a typical end-loop line response, and the echo canceller. A phone is connected via a two-wire interface to each end of the path. The two-wire interfaces are converted to four-wire in electronic hybrids. The hybrids also provide the required battery voltage to power the phones. The near-end two-wire line has a series-passive line simulator. The associated hybrid has an adjustable termination to allow a variable amount of hybrid mismatch, and therefore a variable amount of near-end echo response.

At each end, the four-wire analog signal is converted to and from PCM  $\mu$ -law digital representation by a codec. The PCM signaling is done in a T1 format, with appropriate timing provided by a central timing generator. Variable delay is provided in the near-end and far-end path by digital

memories. The TMS32020 echo canceller is situated in the middle of the path, with signal processing done on the near-end to far-end direction of transmission. The other direction is used as the reference signal. All the TMS32020 signal I/O is performed using the T1 format. A display of the processed signal is used as an indicator of echo suppression in the absence of near-end signal. To aid the testing of the echo canceller, the far-end phone can be switched out and a noise generator switched in as a source of far-end signal.

The performance of the TMS32020 echo canceller was measured for white-noise input, as suggested in the CCITT G.165 recommendation. The measurement results are summarized in Table 7 and show that the TMS32020 echo canceller performance exceeds the CCITT requirements in all the tests described. The subjective performance on speech was also found to be very good in both singletalk and doubletalk modes, with no audible distortion of the signal.




Figure 19. Block Diagram of Echo Cancellor Demonstration System

Table 7. TMS32020 Echo Cancellor Performance

TEST DESCRIPTION	CCITT G.165 PERFORMANCE REQUIREMENT	TMS32020 ECHO-CANCELLER PERFORMANCE
1. Final echo return loss after convergence; singletalk mode	-40 dbm0	< -48 dbm0
2. Convergence rate; singletalk mode	$\geq 27$ dB	> 38 dB
3. Leak rate	$\leq 10$ dB	$\approx 0$ dB
4. Infinite return loss convergence	-40 dbm0	< -48 dbm0

## CONCLUSION

The development of novel variations of the generic least-mean-squared (LMS) echo cancelling algorithm and the near-end speech and residual suppression control algorithms has resulted in the implementation of a complete 128-tap single-channel echo canceller on a single TMS32020 programmable Digital Signal Processor. The echo canceller performance exceeds all requirements of the CCITT G.165 recommendations and the performance of similar currently available products. The only external hardware required are two program PROMs and a serial data multiplexer. A direct T1-rate serial interface is available to minimize component count in four-wire VF and T1 carrier configurations.

The single-channel TMS32020 echo canceller program provides a high-performance building block for low-cost systems, which can be tailored to a wide variety of system applications. Programmability offers the flexibility to implement custom requirements, such as cascaded sections for longer tail delay range, short-range multichannel versions, or other special-purpose functions.

The echo canceller application illustrates the power and versatility of the TMS32020 single-chip programmable signal processor. Applications of this technology can be expected to benefit many other complex signal processing tasks in communications products, including voiceband data modems, voice codecs, digital subscriber transceivers, and TDM/FDM transmultiplexers.

## ACKNOWLEDGEMENTS

Texas Instruments and Teknekron Communications Systems wish to acknowledge the fine work done by the Teknekron project team comprised of Dr. David Messerschmitt, Dr. David Hedberg, Mr. Christopher Cole, Dr. Amine Haoui, and Mr. Peter Winship. Special appreciation is extended to Peter Winship for his excellent work in the design and construction of the prototype demonstration system and to James Hesson for his helpful

suggestions on the interleaved, coefficient update technique.

Further information about the echo canceller applications may be obtained by contacting Texas Instruments or Teknekron Communications Systems, 2121 Allston Way, Berkeley, CA 94704, (415) 548-4100.


Note that Texas Instruments does not warrant or guarantee the applicability of this application report to any particular design or customer use.

## REFERENCES

1. M.L. Honig and D.G. Messerschmitt, *Adaptive Filters*, Kluwer Academic Publishers (1984).
2. D.L. Duttweiler and Y.S. Chen, "A Single-Chip VLSI Echo Canceller," *Bell System Technical Journal*, Vol 59, No. 2, 149 (February 1980).
3. "Recommendation G.165, Echo Cancellers," *CCITT*, Geneva (1980).
4. H.R. Huntley, "Transmission Design of Intertoll Telephone Trunks," *Bell System Technical Journal*, Vol 32, No. 5, 1019-36 (September 1953).
5. J.C. Bellamy, *Digital Telephony*, Wiley & Sons (1982).
6. M.J. Gingell, B.G. Hay, and L.D. Humphrey, "A Block Mode Update Echo Canceller Using Custom LSI," *GLOBECOM Conference Recrd.*, Vol 3, 1394-97 (November 1983).
7. D.G. Messerschmitt, "Echo Cancellation in Speech and Data Transmission," *IEEE Journal on Selected Topics in Communications*, SAC-2, No. 2, 283-303 (March 1984).
8. D.L. Duttweiler, "A Twelve-Channel Digital Voice Echo Canceller," *IEEE Transactions on Communications*, COM-26, No. 5, 647-53 (May 1978).
9. L. Pagnucco and C. Ershine, "Companding Routines for the TMS32010/TMS32020," *Digital Signal Processing Applications with the TMS320 Family*, Texas Instruments (1986).

APPENDIX A

HARDWARE SCHEMATIC OF THE SINGLE-CHANNEL DEMONSTRATION PROCESSOR



**APPENDIX B**  
**SOURCE CODE LISTING**





0223 0030 D001 LALK XTBL  
0224 003F 6065 SACL BADDR  
0225 0040 D001 LALK 132  
0226 0042 0084 SACL BIAS2  
0227 0043 D001 LALK -7  
0228 0044 FFF9 SACL NEG7  
0229 0045 6067 SACL THRES0  
0230 0046 D001 LALK THRES  
0231 0047 0800 SACL THRES  
0232 0048 606D LALK I  
0233 0049 D001 SACL ONE  
0234 004B 606E LALK P7DM+Y143-1  
0235 004C D001 SACL ADY142  
0236 004E 606F LALK  
0237 004F LALK  
0238 004F LALK  
0239 004E 606F LALK  
0240 004F LALK  
0241 004F LALK  
0242 LALK  
0243 LALK  
0244 LALK  
0245 004F D100 LALK  
0246 0050 0200 LALK  
0247 0051 CA00 ZAC  
0248 0051 CA00 RPTK 255  
0249 0052 CBFF RPTK 255  
0250 0053 CBFF SACL \*+  
0251 0053 60A0 SACL \*+  
0252 0053 60A0 SACL \*+  
0253 0054 SACL \*+  
0254 SACL \*+  
0255 SACL \*+  
0256 SACL \*+  
0257 0054 SACL \*+  
0258 0054 CBFF SACL \*+  
0259 0055 SACL \*+  
0260 0055 60A0 SACL \*+  
0261 0056 CB87 LDRK 7  
0262 0057 SACL \*+  
0263 0057 SACL \*+  
0264 0057 D001 LALK I  
0265 0058 0001 SACL AONE  
0266 0059 6012 LALK >AFF  
0267 005A D001 SACL SONE  
0268 005C 6013 LALK P5DM+0  
0269 005D LALK P5DM+0  
0270 005D 0001 LALK P5DM+0

005E 03FF SACL ADA0  
0271 005F 6014 LALK P6DM+Y0+1  
0272 0060 D001 LALK ADY1  
0273 0060 D001 SACL ADY1  
0274 0062 6015 LALK P7DM+INCO  
0275 0063 D001 SACL ADINCO  
0276 0064 03F8 LALK P7DM+HB-1  
0277 0065 6016 SACL ADM7  
0278 0066 D001 LALK P4DM+UN15-1  
0279 0066 D001 SACL ADUN14  
0280 0068 6017 LALK HANGT0  
0281 0069 D001 SACL HANGT  
0282 0069 D001 LALK >400  
0283 006B 601B SACL ABSY  
0284 006C D001 LALK >20  
0285 006C D001 SACL LABSY  
0286 006E 6061 LALK CUTOFF0  
0287 006F D001 SACL CUTOFF  
0288 006F D001 LALK >400  
0289 0071 6069 SACL ABSY0F  
0290 0072 D001 LALK HO  
0291 0072 D001 SACL >20  
0292 0073 0020 LALK >20  
0293 0074 606B SACL LABSY  
0294 0075 D001 LALK CUTOFF0  
0295 0075 D001 SACL CUTOFF  
0296 0076 0021 LALK >400  
0297 0076 0021 SACL ABSY0F  
0298 007A 606D LALK HO  
0299 007B 606E SACL HO  
0300 007B 606E SACL HO  
0301 007C CE00 EINT  
0302 007C CE00 EINT  
0303 007D FF80 B LOOP  
0304 007D FF80 B LOOP  
0305 007E 01BE B LOOP

\* >400 = 1/8 OF MAX ABSY

```

0306 .....
0307 .....
0308 .....
0309 .....
0310 .....
0311 .....
0312 .....
0313 .....
0314 .....
0315 .....
0316 .....
0317 .....
0318 .....
0319 .....
0320 .....
0321 .....
0322 .....
0323 .....
0324 .....
0325 .....
0326 .....
0327 .....
0328 .....
0329 .....
0330 .....
0331 .....
0332 .....
0333 .....
0334 .....
0335 .....
0336 .....
0337 .....
0338 .....
0339 .....
0340 .....
0341 .....
0342 .....
0343 .....
0344 .....
0345 .....
0346 .....
0347 .....
0348 .....
0349 .....
0350 .....
0351 .....
0352 .....
0353 .....
0354 .....
0355 .....
0356 .....
0357 .....
0358 .....
0359 .....
0360 .....
0361 .....
0362 .....

```

```

CYCLE START ROUTINE
START LOPK 0
CONVERT MU-LAW INPUT REFERENCE SAMPLE TO LINEAR (Y0)
ZALS DRR2 * MU-LAW Y(0) -> ACC
ADD BADDR * ADD MU-LAW TABLE BASE ADDRESS
LOPK 6
TBLR Y0 * LINEAR Y(0) -> Y0
COMPUTE ABSOLUTE VALUE OF Y0
LAC Y0 * Y0 -> ACC
ABS
LOPK 7
SACL ABSY0 * !Y0! -> ABSY0 ON PAGE 7
LDPK 0
CONVERT MU-LAW NEAR END SAMPLE TO LINEAR (SDDC)
ZALS DRR1 * MU-LAW S(0)DC -> ACC
ADD BADDR * ADD MU-LAW TABLE BASE ADDRESS
TBLR SDDC * LINEAR S(0)DC -> SDDC
COMPUTE HIGH PASS FILTERED NEAR END SAMPLE (S0)
ZALS S0LSBS * S0LSBS -> LOW ACC
ADDD S0 * S0 (MSBS) -> HIGH ACC
SUB S0,HTAU * ACC - S0 * 2**HTAU -> ACC
ADDD S0 * S0 * 2**HTAU -> ACC
SUB SDDC,HTAU-1 * ACC - SDDC * 2**HTAU-1 -> ACC

```

```

0363 0091 SUBH SIDC * ACC - SIDC * 2**16 -> ACC
0364 0091 4473 ADD SIDC,HTAU-1 * ACC + SIDC * 2**HTAU-1 -> ACC
0365 0092 SACL S0LSBS * LOW ACC -> S0LSBS
0367 0093 SACH S0 * HIGH ACC -> S0 (MSBS)
0369 0094 DPROV SDDC * SDDC -> SIDC
0370 0094 6870
0371 0095
0372 0095 5672
0373 0096
0374
0375
0376
0377 0096 CE1B
0378 0097
0379 0097
0380 0097 C807
0381 0098
0382 0098 6863

```





```

0471 .....
0472 * * * * *
0473 * * * * *
0474 * * * * *
0475 * * * * *
0476 00BC 406C CHPRS ZALH OUTPUT * OUTPUT -> ACC
0477 00B0 0000 SF_
0478 00B0 CE1B SF_ * LEFT JUSTIFY ACC
0479 00B0 CE1B SF_ * IF ACC < 0 THEN GO TO NEGCOMP
0480 00BE CE18 BLZ NEGCOMP
0481 00BE CE18 BLZ NEGCOMP
0482 00BE F380
0483 00C0 0000
0484 00C1
0485 00C1 4866 POSCMP ADDH BIAS2
0486 00C2 LAR ARI,NEG7
0487 00C3 3167
0488 00C3 CB06 RPTK 6 * FIND MSB
0489 00C3 CB06 RPTK 6 * FIND MSB
0490 00C4
0491 00C4 CEA2 NORM
0492 00C5 DE04 ANDK >F000,14 * ZERO 2 MSBS AND ALL LSBS
0493 00C5 F000
0494 00C7
0495 00C7 6868 SACH Q
0496 00CB SAR ARI,S1
0497 00CB 7169 SAR ARI,S1
0498 00C9 4069 ZALH S1
0499 00C9 4069 ZALH S1
0500 00CA ABS
0501 00CA CE1B ABS
0502 00CB ADD Q,2
0503 00CB 0268 ADD Q,2
0504 00CC XORK >FF00,4 * INVERT ALL BITS
0505 00CC FF00 XORK >FF00,4 * INVERT ALL BITS
0506 00CE B TAXOUT
0507 00CE FF80
0508 00DE
0509 00DE
0510 0000 CE1B NEGCOMP ABS
0511 0001 ADDH
0512 0001 4866 ADDH
0513 0002 3167 LAR ARI,NEG7
0514 0002 3167 LAR ARI,NEG7
0515 0003 CB06 RPTK 6 * FIND MSB
0516 0003 CB06 RPTK 6 * FIND MSB
0517 0004 NORM
0518 0004 CEA2
0519 0004 DE18 ANDK >F000,14 * ZERO 2 MSBS AND ALL LSBS
0520 0005 DE04 ANDK >F000,14 * ZERO 2 MSBS AND ALL LSBS
0521 0007 SACH Q
0522 0007 6868 SACH Q
    
```

```

0523 00DB SAR ARI,S1
0524 00DB 7169 ZALH S1
0525 00D9 4069 ABS
0526 00DA CE1B ABS
0527 00DA CE1B ABS
0528 00DA CE1B ABS
0529 00DB ADD Q,2
0530 00DB 0268 ADD Q,2
0531 00DC XORK >7F00,4 * INVERT ALL BITS IN Q
0532 00DE XORK >7F00,4 * INVERT ALL BITS IN Q
0533 00DE
0534 00DE 6C01 TAXOUT SACH DXR,4 * 2**4 * HIGH ACC -> DXR
    
```

```

*****
*
* POWER ESTIMATION ROUTINE
*
*****
*****
* T REG STILL CONTAINS OUTPUT
*****
NORM LDRK 7
*
* UPDATE LONG TAU OUTPUT POWER ESTIMATE (ABSOUT)
*
ZALH ABSOUT
* ABSOUT -> HIGH ACC
ADDS AELBSBS
* AELBSBS -> LOW ACC
SUB ABSOUT,LTAU
* ACC - ABSOUT * 2**LTAU -> ACC
ADD ABSO,LTAU
* ACC + ABSO * 2**LTAU -> ACC
SACH ABSOUT
* HIGH ACC -> ABSOUT
SACL AELBSBS
* LOW ACC -> AELBSBS
*
* UPDATE LONG TAU REFERENCE POWER ESTIMATE (ABSY)
*
ZALH ABSY
* ABSY -> HIGH ACC
ADDS AYLSBS
* AYLSBS -> LOW ACC
SUB ABSY,LTAU
* ACC - ABSY * 2**LTAU -> ACC
ADD ABSY,LTAU
* ACC + ABSY * 2**LTAU -> ACC
CUTOFF,LTAU
* ACC + CUTOFF * 2**LTAU -> ACC
SACH ABSY
* HIGH ACC -> ABSY
SACL AYLSBS
* LOW ACC -> AYLSBS
*
* COMPUTE 1/ABSY (DIVIDE I BY ABSY)
*
ZALH AONE
RPTK 14
SUBC ABSY
SACL IABSY
*****
0536
0537
0538
0539
0540
0541
0542
0543
0544
0545
0546
0547
0548
0549
0550
0551
0552
0553
0554
0555
0556
0557
0558
0559
0560
0561
0562
0563
0564
0565
0566
0567
0568
0569
0570
0571
0572
0573
0574
0575
0576
0577
0578
0579
0580
0581
0582
0583
0584
0585
0586
0587
0588

```

```

*****
*
* OUTPUT NORMALIZATION ROUTINE
*
*****
*****
* MOVE UNO,UNI.....UN14 TO NEXT HIGHER MEMORY LOCATION
*
LAR ARI,ADUN14
* ADUN14 -> ARI
RPTK 13
* K=14,13,.....1
DMOV *-
* UN(K) -> UN(K+1)
DMOV *
* UN(0) -> UN(1)
*
* COMPUTE NORMALIZED OUTPUT (UND)
*
MPY IABSY
* IABSY * T REG(OUTPUT) -> P REG
PAC
* P REG (UND) -> ACC
*
* SATURATE NORMALIZED OUTPUT (UNO) AT +/- 1.0
*
BGEZ POSUNO
* IF UNO > 0 THEN GO TO POSUNO
* ACC + SOME -> ACC
NEGUNO ADD
* IF -1.0 < UNO < 0 THEN NO SATR
BGEZ SHLUNO
*
ZAC
* 0 -> ACC
SUB
* ACC - SOME -> ACC
B
SAVUNO
*
POSUNO SUB
* ACC - SOME -> ACC
BLEZ SHLUNO
* IF 0 < UNO < 1.0 THEN NO SATR
LAC
* SOME -> ACC
B
SAVUNO
*
* P REG (UND) -> ACC
*****
0590
0591
0592
0593
0594
0595
0596
0597
0598
0599
0600
0601
0602
0603
0604
0605
0606
0607
0608
0609
0610
0611
0612
0613
0614
0615
0616
0617
0618
0619
0620
0621
0622
0623
0624
0625
0626
0627
0628
0629
0630
0631
0632
0633
0634
0635
0636
0637
0638
0639
0640
0641
0642

```

```

0642 0107 6011 SAVUNO SACL CUNO * ACC -> CUNO
0643 0108 6080 SACL * ACC -> UN(0)
0644 0108 6080

```

```

*****
* NEAR-END SPEECH DETECTION ROUTINE
*****
0651 0109 NESP LDPK 7
0652 0109 C807
0653 010A
0654
0655
0656
0657 010A
0658 010A 4060 ZALH ABSYOF * ABSYOF * 2**16 -> ACC
0659 010B 1860 SUB ABSYOF,STAU * ACC - ABSYOF * 2**STAU -> ACC
0660 010C 0868 ADD ABSY0,STAU * ACC + ABSY0 * 2**STAU -> ACC
0661 010C 0868
0662 010C 0868
0663 010D 6860 SACH ABSYOF * HIGH ACC -> ABSYOF
0664 010D 6860
0665
0666
0667
0668
0669 010E 4064 ZALH ABS50F * ABS50F * 2**16 -> ACC
0670 010E 4064 SUB ABS50F,STAU * ACC - ABS50F * 2**STAU -> ACC
0671 010F 1864 ADD ABS50,STAUHNER * ACC + ABS50*2**STAUHNER -> ACC
0672 010F 1864
0673 0110 0C63 SACH ABS50F * HIGH ACC -> ABS50F
0674 0110 0C63
0675 0111
0676 0111 6864
0677 0112
0678
0679
0680
0681 0112
0682 0112 2060 LAC H * H -> ACC
0683 0113 0012 ADD ACME * ACC + 1 -> ACC
0684 0113 0012
0685 0114 0004 ANDK >000F * IF ACC = 16 THEN 0 -> ACC
0686 0114 0004
0687 0115 000F SACL H * ACC -> H
0688 0116 6060 BGZ NESP1 * IF H > 0 THEN GO TO NESP1
0689 0117 F180
0690 0117 F180
0691 0118 011F
0692 0119
0693
0694
0695 0119
0696 0119 3117 LAR ARI,ADM7 * ADM7 -> ARI
0697 011A C807 RPTK 7 * K=7,6,.....0
0698 011B
0699 011B
0700 011B 5690 DMOV *- * M(K) -> M(K+1)

```

```

*****
* UPDATE SHORT TAU REFERENCE POWER ESTIMATE (ABSYOF)
*****
0651 0109 NESP LDPK 7
0652 0109 C807
0653 010A
0654
0655
0656
0657 010A
0658 010A 4060 ZALH ABSYOF * ABSYOF * 2**16 -> ACC
0659 010B 1860 SUB ABSYOF,STAU * ACC - ABSYOF * 2**STAU -> ACC
0660 010C 0868 ADD ABSY0,STAU * ACC + ABSY0 * 2**STAU -> ACC
0661 010C 0868
0662 010C 0868
0663 010D 6860 SACH ABSYOF * HIGH ACC -> ABSYOF
0664 010D 6860
0665
0666
0667
0668
0669 010E 4064 ZALH ABS50F * ABS50F * 2**16 -> ACC
0670 010E 4064 SUB ABS50F,STAU * ACC - ABS50F * 2**STAU -> ACC
0671 010F 1864 ADD ABS50,STAUHNER * ACC + ABS50*2**STAUHNER -> ACC
0672 010F 1864
0673 0110 0C63 SACH ABS50F * HIGH ACC -> ABS50F
0674 0110 0C63
0675 0111
0676 0111 6864
0677 0112
0678
0679
0680
0681 0112
0682 0112 2060 LAC H * H -> ACC
0683 0113 0012 ADD ACME * ACC + 1 -> ACC
0684 0113 0012
0685 0114 0004 ANDK >000F * IF ACC = 16 THEN 0 -> ACC
0686 0114 0004
0687 0115 000F SACL H * ACC -> H
0688 0116 6060 BGZ NESP1 * IF H > 0 THEN GO TO NESP1
0689 0117 F180
0690 0117 F180
0691 0118 011F
0692 0119
0693
0694
0695 0119
0696 0119 3117 LAR ARI,ADM7 * ADM7 -> ARI
0697 011A C807 RPTK 7 * K=7,6,.....0
0698 011B
0699 011B
0700 011B 5690 DMOV *- * M(K) -> M(K+1)

```

```

0701 011C DMOV ABSYOF * ABSYOF -> M0
0702 011C 566D B ABSYOF * ON MEMORY MOVES SKIP DETECTION
0703 011D NESP3
0704 011E F690 * UPDATE MOST RECENT LOCAL MAXIMA (M0)
0705 011F *
0706 *
0707 *
0708 011F NESP1 LAC ABSYOF * ABSYOF -> ACC
0709 011F 206D SUB M0 * ACC - M0 -> ACC
0710 0120 106E BLEZ NESP2 * IF M0 > ABSYOF THEN NO UPDATE
0711 0121 0124 DMOV ABSYOF * ABSYOF -> M0
0712 0122 566D * COMPARE REFERENCE POWER TO NEAR-END POWER
0713 0123 *
0714 0124 *
0715 0125 0124 NESP2 LAC ABSYOF * ABSYOF -> ACC
0716 0126 106E SUB M0 * ACC - M0 -> ACC
0717 0127 0149 BLEZ NESP3 * NO N.E. SPEECH IF M0 > ABSYOF
0718 *
0719 *
0720 0128 0727 0128 *
0721 0129 0728 0128 *
0722 012A 2064 NESP2 LAC ABSYOF * ABSYOF -> ACC
0723 012B 106F SUB M0+1 * ACC - M1 -> ACC
0724 012C 0149 BLEZ NESP3 * NO N.E. SPEECH IF M1 > ABSYOF
0725 012D *
0726 012E *
0727 012F *
0728 0130 0734 012C *
0729 0131 0735 012C *
0730 0132 0736 012D *
0731 0133 0737 012D *
0732 0134 0738 012D *
0733 0135 0739 012E *
0734 0136 0740 012E *
0735 0137 0741 012F *
0736 0138 0742 0130 *
0737 0139 0743 0130 *
0738 013A 0744 0131 *
0739 013B 0745 0131 *
0740 013C 0746 0132 *
0741 013D 0747 0133 *
0742 013E 0748 0134 *
0743 013F 0749 0134 *
0744 0140 0750 0134 *
0745 0141 0751 0135 *
0746 0142 *
0747 0143 *
0748 0144 *
0749 0145 *
0750 0146 *
0751 0147 *
0752 0135 1072 SUB M0+4 * ACC - M4 -> ACC
0753 0136 1073 BLEZ NESP3 * NO N.E. SPEECH IF M4 > ABSYOF
0754 0137 2064 LAC ABSYOF * ABSYOF -> ACC
0755 0138 1073 SUB M0+5 * ACC - M5 -> ACC
0756 0139 1073 BLEZ NESP3 * NO N.E. SPEECH IF M5 > ABSYOF
0757 013A 2064 LAC ABSYOF * ABSYOF -> ACC
0758 013B 1074 SUB M0+6 * ACC - M6 -> ACC
0759 013C 1074 BLEZ NESP3 * NO N.E. SPEECH IF M6 > ABSYOF
0760 013D 2064 LAC ABSYOF * ABSYOF -> ACC
0761 013E 1075 SUB M0+7 * ACC - M7 -> ACC
0762 013F 2064 BLEZ NESP3 * NO N.E. SPEECH IF M7 > ABSYOF
0763 0140 *
0764 0141 *
0765 0142 *
0766 0143 *
0767 0144 *
0768 0145 *
0769 0146 *
0770 0147 *
0771 0148 *
0772 0149 *
0773 014A *
0774 014B *
0775 014C *
0776 014D *
0777 014E *
0778 014F *
0779 0150 *
0780 0151 *
0781 0152 *
0782 0153 *
0783 0154 *
0784 *
0785 *
0786 *
0787 *
0788 0148 5661 DMOV HANGT * HANGT -> HCNTR
0789 0149 *
0790 *
0791 *
0792 *
0793 0149 *
0794 0149 2062 NESP3 LAC HCNTR * HCNTR -> ACC
0795 014A *
0796 014A F680 BZ NESP4 * IF HCNTR = 0 THEN GO TO NESP4
0797 014B 0150 SUB AOME * ACC - 1 -> ACC
0798 014C 1012 BLEZ NESP3 * ACC -> HCNTR
0799 014D *
0800 014D 6062 SACL HCNTR * GO TO CYCLE END
0801 014E *
0802 014E FF80 B LOOP

```

```

0752 0135 1072 SUB M0+4 * ACC - M4 -> ACC
0753 0136 1073 BLEZ NESP3 * NO N.E. SPEECH IF M4 > ABSYOF
0754 0137 2064 LAC ABSYOF * ABSYOF -> ACC
0755 0138 1073 SUB M0+5 * ACC - M5 -> ACC
0756 0139 1073 BLEZ NESP3 * NO N.E. SPEECH IF M5 > ABSYOF
0757 013A 2064 LAC ABSYOF * ABSYOF -> ACC
0758 013B 1074 SUB M0+6 * ACC - M6 -> ACC
0759 013C 1074 BLEZ NESP3 * NO N.E. SPEECH IF M6 > ABSYOF
0760 013D 2064 LAC ABSYOF * ABSYOF -> ACC
0761 013E 1075 SUB M0+7 * ACC - M7 -> ACC
0762 013F 2064 BLEZ NESP3 * NO N.E. SPEECH IF M7 > ABSYOF
0763 0140 *
0764 0141 *
0765 0142 *
0766 0143 *
0767 0144 *
0768 0145 *
0769 0146 *
0770 0147 *
0771 0148 *
0772 0149 *
0773 014A *
0774 014B *
0775 014C *
0776 014D *
0777 014E *
0778 014F *
0779 0150 *
0780 0151 *
0781 0152 *
0782 0153 *
0783 0154 *
0784 *
0785 *
0786 *
0787 *
0788 0148 5661 DMOV HANGT * HANGT -> HCNTR
0789 0149 *
0790 *
0791 *
0792 *
0793 0149 *
0794 0149 2062 NESP3 LAC HCNTR * HCNTR -> ACC
0795 014A *
0796 014A F680 BZ NESP4 * IF HCNTR = 0 THEN GO TO NESP4
0797 014B 0150 SUB AOME * ACC - 1 -> ACC
0798 014C 1012 BLEZ NESP3 * ACC -> HCNTR
0799 014D *
0800 014D 6062 SACL HCNTR * GO TO CYCLE END
0801 014E *
0802 014E FF80 B LOOP

```

```

014F 018E
0903 0150
0804
0805
0806
0807 0150
0808 0150 2069 NESP4 LAC ABSY * ABSY -> ACC
0809 0151 SUB CUTOFF * ACC - CUTOFF -> ACC
0810 0151 106C BLEZ LOOP * IF ABSY < CUTOFF THEN LOOP
0811 0152 E280
0812 0153 018E
    
```

```

***** COEFFICIENT INCREMENT UPDATE ROUTINE *****
0814
0815
0816
0817
0818
0819 0154 UPINC LAC ADY1 * ADY1 -> ACC (YO IS NOW IN Y1)
0820 0154 2015 ADD H * ACC + H -> ACC
0821 0155
0822 0155 0060 SACL TEMP3
0823 0156 6010 LAR ARI,TEMP3
0824 0156 6010 CNFP
0825 0157 3110 LT CUN0
0826 0157 3110 LAC AONE,15
0827 0158 CE05 MPY **
0828 0158 RPTK 14
0829 0159 3C11 MAC UNOPM+1,**
0830 0159 3C11 LTA CUN0
0831 015A SACH INC0
0832 015A 2F12 LAC AONE,15
0833 015B 38A0 MPY **
0834 015B 38A0 RPTK 14
0835 015B 38A0 MAC UNOPM+1,**
0836 015C
0837 015C CB0E LTA CUN0
0838 015D 5DA0 SACH INC0+1
0839 015E FF01 LAC AONE,15
0840 015F 3D11 MPY **
0841 015F 3D11 RPTK 14
0842 0160 6878 MAC UNOPM+1,**
0843 0160 6878 LTA CUN0
0844 0161
0845 0161
0846 0161 2F12 SACH INC0+1
0847 0162 38A0 LAC AONE,15
0848 0162 38A0 MPY **
0849 0163 CB0E RPTK 14
0850 0163 CB0E MAC UNOPM+1,**
0851 0164 5DA0
0852 0164 5DA0 LTA CUN0
0853 0166 3D11 SACH INC0+1
0854 0167 6879 LAC AONE,15
0855 0167 6879 MPY **
0856 0167 6879 RPTK 14
0857 0168
0858 0168
0859 0168
0860 0169 38A0 MAC UNOPM+1,**
0861 0169 38A0 LTA CUN0
0862 016A CB0E SACH INC0+1
0863 016A CB0E LAC AONE,15
0864 016B 5DA0 MPY **
0865 016C FF01 RPTK 14
0866 016D 3D11 MAC UNOPM+1,**
0867 016D 3D11 LTA CUN0
    
```

0868 016E	SACH	INC0+2		0921 018A 687E	SACH	INC0+6
0869 016E 667A				0922 018B		
0870 016F	LAC	ACNE,15		0923 018B	LAC	ACNE,15
0872 016F 2F12	MPY	*+		0924 018B 2F12	MPY	*+
0874 0170 36A0	RPTK	14		0925 018C	RPTK	14
0875 0171	MAC	UN0PH+1,*+		0926 018C 36A0	MAC	UN0PH+1,*+
0876 0171 CB0E	LTA	CUN0		0927 018D	LTA	CUN0
0877 0172	SACH	INC0+3		0928 018E	SACH	INC0+7
0878 0172 5DA0	LAC	ACNE,15		0929 018E CB0E		
0879 0174	MPY	*+		0930 018E 5DA0		
0880 0174 3D11	RPTK	14		0931 0190 3D11		
0881 0175	MAC	UN0PH+1,*+		0932 0190		
0882 0175 687B	LTA	CUN0		0933 0191		
0883 0176	SACH	INC0+3		0934 0191 687F		
0884 0176	LAC	ACNE,15		0935 0192		
0885 0176 2F12	MPY	*+		0936 0192		
0886 0177	RPTK	14		0937 0192 CE04		
0887 0177 36A0	MAC	UN0PH+1,*+				
0888 0178	LTA	CUN0				
0889 0178 CB0E	SACH	INC0+4				
0890 0179	LAC	ACNE,15				
0891 0179 5DA0	MPY	*+				
0892 017A	RPTK	14				
0893 017B	MAC	UN0PH+1,*+				
0894 017C	LTA	CUN0				
0895 017D	SACH	INC0+4				
0896 017D	LAC	ACNE,15				
0897 017D	MPY	*+				
0898 017D 2F12	RPTK	14				
0899 017E 36A0	MAC	UN0PH+1,*+				
0900 017F	LTA	CUN0				
0901 017F	SACH	INC0+5				
0902 017F CB0E	LAC	ACNE,15				
0903 0180	MPY	*+				
0904 0180 5DA0	RPTK	14				
0905 0181	MAC	UN0PH+1,*+				
0906 0182 3D11	LTA	CUN0				
0907 0183 687D	SACH	INC0+5				
0908 0184	LAC	ACNE,15				
0909 0184	MPY	*+				
0910 0184 2F12	RPTK	14				
0911 0185	MAC	UN0PH+1,*+				
0912 0185 36A0	LTA	CUN0				
0913 0185 36A0	SACH	INC0+5				
0914 0186	LAC	ACNE,15				
0915 0186 CB0E	MPY	*+				
0916 0187	RPTK	14				
0917 0187 5DA0	MAC	UN0PH+1,*+				
0918 0189	LTA	CUN0				
0919 0189 3D11						
0920 018A						

```
0939 .....  
0940 *  
0941 * COEFFICIENT UPDATE ROUTINE  
0942 *  
0943 *  
0944 0193 LARK ARO,16 * 16 -> ARO (AR2 INCREMENT)  
0945 0193 C010 LAR AR1,ADINCO * ADINCO -> AR1  
0946 0194 3116 LAC ADA0 * ADA0 -> ACC  
0947 0195 2014 SUB H * ACC - H -> ACC  
0948 0196 1060 SACL TEMP3  
0949 0197 6010 LAR AR2,TEMP3 * ADA0 - H -> AR2  
0950 0198 3210 SPM Z * SET 4 BIT LEFT SHIFT OF P REG  
0951 0199 CE0A LAC IABSY,GAIN * IABSY * 2**GAIN -> ACC  
0952 019A 236B SACL TEMP3 * ACC -> TEMP3  
0953 019B 6010 LT TEMP3 * TEMP3 -> T REG  
0954 019C 3C10 MPY **+,AR2 * INC(0) * T REG -> P REG  
0955 019D 3BAA ZALH * * * *  
0956 019E 4080 ZALH * * A(H) * 2**16 -> ACC  
0957 019F 4080 APAC * P REG + ACC -> ACC  
0958 019A CE15 SACH *0-,0,ARI * HIGH ACC -> A(H)  
0959 019B 6809 MPY **+,AR2 * INC(1) * T REG -> P REG  
0960 019C 3BAA ZALH * * * *  
0961 019D 4080 ZALH * * A(16+H) * 2**16 -> ACC  
0962 019E CE15 APAC * P REG + ACC -> ACC  
0963 019F 6809 SACH *0-,0,ARI * HIGH ACC -> A(16+H)  
0964 01A0 3BAA MPY **+,AR2 * INC(2) * T REG -> P REG  
0965 01A1 3BAA ZALH * * * *  
0966 01A2 4080 ZALH * * A(32+H) * 2**16 -> ACC  
0967 01A3 CE15 APAC * P REG + ACC -> ACC  
0968 01A4 6809 SACH *0-,0,ARI * HIGH ACC -> A(32+H)  
0969 01A5 3BAA MPY **+,AR2 * * * *  
0970 01A6 3BAA ZALH * * * *  
0971 01A7 CE15 APAC * * * *  
0972 01A8 6809 SACH * * * *  
0973 01A9 3BAA MPY **+,AR2 * * * *  
0974 01AA 4080 ZALH * * * *  
0975 01AB 6809 SACH * * * *  
0976 01AC 3BAA MPY **+,AR2 * * * *  
0977 01AD 4080 ZALH * * * *  
0978 01AE CE15 APAC * * * *  
0979 01AF 6809 SACH * * * *  
0980 01B0 3BAA MPY **+,AR2 * * * *  
0981 01B1 4080 ZALH * * * *  
0982 01B2 CE15 APAC * * * *  
0983 01B3 6809 SACH * * * *  
0984 01B4 3BAA MPY **+,AR2 * * * *  
0985 01B5 4080 ZALH * * * *  
0986 01B6 CE15 APAC * * * *  
0987 01B7 6809 SACH * * * *  
0988 01B8 3BAA MPY **+,AR2 * * * *  
0989 01B9 4080 ZALH * * * *  
0990 01BA CE15 APAC * * * *  
0991 01BB 6809 SACH * * * *  
0992 01BC 3BAA MPY **+,AR2 * * * *  
0993 01BD 4080 ZALH * * * *  
0994 01BE CE15 APAC * * * *  
0995 01BF 6809 SACH * * * *  
0996 01C0 3BAA MPY **+,AR2 * * * *  
0997 01C1 4080 ZALH * * * *  
0998 01C2 CE15 APAC * * * *  
0999 01C3 6809 SACH * * * *  
1000 01C4 3BAA MPY **+,AR2 * * * *  
1001 01C5 4080 ZALH * * * *  
1002 01C6 CE15 APAC * * * *  
1003 01C7 6809 SACH * * * *  
1004 01C8 3BAA MPY **+,AR2 * * * *  
1005 01C9 4080 ZALH * * * *  
1006 01CA CE15 APAC * * * *  
1007 01CB 6809 SACH * * * *  
1008 01CC 3BAA MPY **+,AR2 * * * *  
1009 01CD 4080 ZALH * * * *  
1010 01CE CE15 APAC * * * *  
1011 01CF 6809 SACH * * * *  
1012 01D0 3BAA MPY **+,AR2 * * * *  
1013 01D1 4080 ZALH * * * *  
1014 01D2 CE15 APAC * * * *  
1015 01D3 6809 SACH * * * *  
1016 01D4 3BAA MPY **+,AR2 * * * *  
1017 01D5 4080 ZALH * * * *  
1018 01D6 CE15 APAC * * * *  
1019 01D7 6809 SACH * * * *  
1020 01D8 3BAA MPY **+,AR2 * * * *  
1021 01D9 4080 ZALH * * * *  
1022 01DA CE15 APAC * * * *  
1023 01DB 6809 SACH * * * *  
1024 01DC 3BAA MPY **+,AR2 * * * *  
1025 01DD 4080 ZALH * * * *  
1026 01DE CE15 APAC * * * *  
1027 01DF 6809 SACH * * * *  
1028 01E0 3BAA MPY **+,AR2 * * * *  
1029 01E1 4080 ZALH * * * *  
1030 01E2 CE15 APAC * * * *  
1031 01E3 6809 SACH * * * *  
1032 01E4 3BAA MPY **+,AR2 * * * *  
1033 01E5 4080 ZALH * * * *  
1034 01E6 CE15 APAC * * * *  
1035 01E7 6809 SACH * * * *  
1036 01E8 3BAA MPY **+,AR2 * * * *  
1037 01E9 4080 ZALH * * * *  
1038 01EA CE15 APAC * * * *  
1039 01EB 6809 SACH * * * *  
1040 01EC 3BAA MPY **+,AR2 * * * *  
1041 01ED 4080 ZALH * * * *  
1042 01EE CE15 APAC * * * *  
1043 01EF 6809 SACH * * * *  
1044 01F0 3BAA MPY **+,AR2 * * * *  
1045 01F1 4080 ZALH * * * *  
1046 01F2 CE15 APAC * * * *  
1047 01F3 6809 SACH * * * *  
1048 01F4 3BAA MPY **+,AR2 * * * *  
1049 01F5 4080 ZALH * * * *  
1050 01F6 CE15 APAC * * * *  
1051 01F7 6809 SACH * * * *  
1052 01F8 3BAA MPY **+,AR2 * * * *  
1053 01F9 4080 ZALH * * * *  
1054 01FA CE15 APAC * * * *  
1055 01FB 6809 SACH * * * *  
1056 01FC 3BAA MPY **+,AR2 * * * *  
1057 01FD 4080 ZALH * * * *  
1058 01FE CE15 APAC * * * *  
1059 01FF 6809 SACH * * * *  
1060 0200 3BAA MPY **+,AR2 * * * *  
1061 0201 4080 ZALH * * * *  
1062 0202 CE15 APAC * * * *  
1063 0203 6809 SACH * * * *  
1064 0204 3BAA MPY **+,AR2 * * * *  
1065 0205 4080 ZALH * * * *  
1066 0206 CE15 APAC * * * *  
1067 0207 6809 SACH * * * *  
1068 0208 3BAA MPY **+,AR2 * * * *  
1069 0209 4080 ZALH * * * *  
1070 020A CE15 APAC * * * *  
1071 020B 6809 SACH * * * *  
1072 020C 3BAA MPY **+,AR2 * * * *  
1073 020D 4080 ZALH * * * *  
1074 020E CE15 APAC * * * *  
1075 020F 6809 SACH * * * *  
1076 0210 3BAA MPY **+,AR2 * * * *  
1077 0211 4080 ZALH * * * *  
1078 0212 CE15 APAC * * * *  
1079 0213 6809 SACH * * * *  
1080 0214 3BAA MPY **+,AR2 * * * *  
1081 0215 4080 ZALH * * * *  
1082 0216 CE15 APAC * * * *  
1083 0217 6809 SACH * * * *  
1084 0218 3BAA MPY **+,AR2 * * * *  
1085 0219 4080 ZALH * * * *  
1086 021A CE15 APAC * * * *  
1087 021B 6809 SACH * * * *  
1088 021C 3BAA MPY **+,AR2 * * * *  
1089 021D 4080 ZALH * * * *  
1090 021E CE15 APAC * * * *  
1091 021F 6809 SACH * * * *  
1092 0220 3BAA MPY **+,AR2 * * * *  
1093 0221 4080 ZALH * * * *  
1094 0222 CE15 APAC * * * *  
1095 0223 6809 SACH * * * *  
1096 0224 3BAA MPY **+,AR2 * * * *  
1097 0225 4080 ZALH * * * *  
1098 0226 CE15 APAC * * * *  
1099 0227 6809 SACH * * * *  
1100 0228 3BAA MPY **+,AR2 * * * *  
1101 0229 4080 ZALH * * * *  
1102 022A CE15 APAC * * * *  
1103 022B 6809 SACH * * * *  
1104 022C 3BAA MPY **+,AR2 * * * *  
1105 022D 4080 ZALH * * * *  
1106 022E CE15 APAC * * * *  
1107 022F 6809 SACH * * * *  
1108 0230 3BAA MPY **+,AR2 * * * *  
1109 0231 4080 ZALH * * * *  
1110 0232 CE15 APAC * * * *  
1111 0233 6809 SACH * * * *  
1112 0234 3BAA MPY **+,AR2 * * * *  
1113 0235 4080 ZALH * * * *  
1114 0236 CE15 APAC * * * *  
1115 0237 6809 SACH * * * *  
1116 0238 3BAA MPY **+,AR2 * * * *  
1117 0239 4080 ZALH * * * *  
1118 023A CE15 APAC * * * *  
1119 023B 6809 SACH * * * *  
1120 023C 3BAA MPY **+,AR2 * * * *  
1121 023D 4080 ZALH * * * *  
1122 023E CE15 APAC * * * *  
1123 023F 6809 SACH * * * *  
1124 0240 3BAA MPY **+,AR2 * * * *  
1125 0241 4080 ZALH * * * *  
1126 0242 CE15 APAC * * * *  
1127 0243 6809 SACH * * * *  
1128 0244 3BAA MPY **+,AR2 * * * *  
1129 0245 4080 ZALH * * * *  
1130 0246 CE15 APAC * * * *  
1131 0247 6809 SACH * * * *  
1132 0248 3BAA MPY **+,AR2 * * * *  
1133 0249 4080 ZALH * * * *  
1134 024A CE15 APAC * * * *  
1135 024B 6809 SACH * * * *  
1136 024C 3BAA MPY **+,AR2 * * * *  
1137 024D 4080 ZALH * * * *  
1138 024E CE15 APAC * * * *  
1139 024F 6809 SACH * * * *  
1140 0250 3BAA MPY **+,AR2 * * * *  
1141 0251 4080 ZALH * * * *  
1142 0252 CE15 APAC * * * *  
1143 0253 6809 SACH * * * *  
1144 0254 3BAA MPY **+,AR2 * * * *  
1145 0255 4080 ZALH * * * *  
1146 0256 CE15 APAC * * * *  
1147 0257 6809 SACH * * * *  
1148 0258 3BAA MPY **+,AR2 * * * *  
1149 0259 4080 ZALH * * * *  
1150 025A CE15 APAC * * * *  
1151 025B 6809 SACH * * * *  
1152 025C 3BAA MPY **+,AR2 * * * *  
1153 025D 4080 ZALH * * * *  
1154 025E CE15 APAC * * * *  
1155 025F 6809 SACH * * * *  
1156 0260 3BAA MPY **+,AR2 * * * *  
1157 0261 4080 ZALH * * * *  
1158 0262 CE15 APAC * * * *  
1159 0263 6809 SACH * * * *  
1160 0264 3BAA MPY **+,AR2 * * * *  
1161 0265 4080 ZALH * * * *  
1162 0266 CE15 APAC * * * *  
1163 0267 6809 SACH * * * *  
1164 0268 3BAA MPY **+,AR2 * * * *  
1165 0269 4080 ZALH * * * *  
1166 026A CE15 APAC * * * *  
1167 026B 6809 SACH * * * *  
1168 026C 3BAA MPY **+,AR2 * * * *  
1169 026D 4080 ZALH * * * *  
1170 026E CE15 APAC * * * *  
1171 026F 6809 SACH * * * *  
1172 0270 3BAA MPY **+,AR2 * * * *  
1173 0271 4080 ZALH * * * *  
1174 0272 CE15 APAC * * * *  
1175 0273 6809 SACH * * * *  
1176 0274 3BAA MPY **+,AR2 * * * *  
1177 0275 4080 ZALH * * * *  
1178 0276 CE15 APAC * * * *  
1179 0277 6809 SACH * * * *  
1180 0278 3BAA MPY **+,AR2 * * * *  
1181 0279 4080 ZALH * * * *  
1182 027A CE15 APAC * * * *  
1183 027B 6809 SACH * * * *  
1184 027C 3BAA MPY **+,AR2 * * * *  
1185 027D 4080 ZALH * * * *  
1186 027E CE15 APAC * * * *  
1187 027F 6809 SACH * * * *  
1188 0280 3BAA MPY **+,AR2 * * * *  
1189 0281 4080 ZALH * * * *  
1190 0282 CE15 APAC * * * *  
1191 0283 6809 SACH * * * *  
1192 0284 3BAA MPY **+,AR2 * * * *  
1193 0285 4080 ZALH * * * *  
1194 0286 CE15 APAC * * * *  
1195 0287 6809 SACH * * * *  
1196 0288 3BAA MPY **+,AR2 * * * *  
1197 0289 4080 ZALH * * * *  
1198 028A CE15 APAC * * * *  
1199 028B 6809 SACH * * * *  
1200 028C 3BAA MPY **+,AR2 * * * *  
1201 028D 4080 ZALH * * * *  
1202 028E CE15 APAC * * * *  
1203 028F 6809 SACH * * * *  
1204 0290 3BAA MPY **+,AR2 * * * *  
1205 0291 4080 ZALH * * * *  
1206 0292 CE15 APAC * * * *  
1207 0293 6809 SACH * * * *  
1208 0294 3BAA MPY **+,AR2 * * * *  
1209 0295 4080 ZALH * * * *  
1210 0296 CE15 APAC * * * *  
1211 0297 6809 SACH * * * *  
1212 0298 3BAA MPY **+,AR2 * * * *  
1213 0299 4080 ZALH * * * *  
1214 029A CE15 APAC * * * *  
1215 029B 6809 SACH * * * *  
1216 029C 3BAA MPY **+,AR2 * * * *  
1217 029D 4080 ZALH * * * *  
1218 029E CE15 APAC * * * *  
1219 029F 6809 SACH * * * *  
1220 02A0 3BAA MPY **+,AR2 * * * *  
1221 02A1 4080 ZALH * * * *  
1222 02A2 CE15 APAC * * * *  
1223 02A3 6809 SACH * * * *  
1224 02A4 3BAA MPY **+,AR2 * * * *  
1225 02A5 4080 ZALH * * * *  
1226 02A6 CE15 APAC * * * *  
1227 02A7 6809 SACH * * * *  
1228 02A8 3BAA MPY **+,AR2 * * * *  
1229 02A9 4080 ZALH * * * *  
1230 02AA CE15 APAC * * * *  
1231 02AB 6809 SACH * * * *  
1232 02AC 3BAA MPY **+,AR2 * * * *  
1233 02AD 4080 ZALH * * * *  
1234 02AE CE15 APAC * * * *  
1235 02AF 6809 SACH * * * *  
1236 02B0 3BAA MPY **+,AR2 * * * *  
1237 02B1 4080 ZALH * * * *  
1238 02B2 CE15 APAC * * * *  
1239 02B3 6809 SACH * * * *  
1240 02B4 3BAA MPY **+,AR2 * * * *  
1241 02B5 4080 ZALH * * * *  
1242 02B6 CE15 APAC * * * *  
1243 02B7 6809 SACH * * * *  
1244 02B8 3BAA MPY **+,AR2 * * * *  
1245 02B9 4080 ZALH * * * *  
1246 02BA CE15 APAC * * * *  
1247 02BB 6809 SACH * * * *  
1248 02BC 3BAA MPY **+,AR2 * * * *  
1249 02BD 4080 ZALH * * * *  
1250 02BE CE15 APAC * * * *  
1251 02BF 6809 SACH * * * *  
1252 02C0 3BAA MPY **+,AR2 * * * *  
1253 02C1 4080 ZALH * * * *  
1254 02C2 CE15 APAC * * * *  
1255 02C3 6809 SACH * * * *  
1256 02C4 3BAA MPY **+,AR2 * * * *  
1257 02C5 4080 ZALH * * * *  
1258 02C6 CE15 APAC * * * *  
1259 02C7 6809 SACH * * * *  
1260 02C8 3BAA MPY **+,AR2 * * * *  
1261 02C9 4080 ZALH * * * *  
1262 02CA CE15 APAC * * * *  
1263 02CB 6809 SACH * * * *  
1264 02CC 3BAA MPY **+,AR2 * * * *  
1265 02CD 4080 ZALH * * * *  
1266 02CE CE15 APAC * * * *  
1267 02CF 6809 SACH * * * *  
1268 02D0 3BAA MPY **+,AR2 * * * *  
1269 02D1 4080 ZALH * * * *  
1270 02D2 CE15 APAC * * * *  
1271 02D3 6809 SACH * * * *  
1272 02D4 3BAA MPY **+,AR2 * * * *  
1273 02D5 4080 ZALH * * * *  
1274 02D6 CE15 APAC * * * *  
1275 02D7 6809 SACH * * * *  
1276 02D8 3BAA MPY **+,AR2 * * * *  
1277 02D9 4080 ZALH * * * *  
1278 02DA CE15 APAC * * * *  
1279 02DB 6809 SACH * * * *  
1280 02DC 3BAA MPY **+,AR2 * * * *  
1281 02DD 4080 ZALH * * * *  
1282 02DE CE15 APAC * * * *  
1283 02DF 6809 SACH * * * *  
1284 02E0 3BAA MPY **+,AR2 * * * *  
1285 02E1 4080 ZALH * * * *  
1286 02E2 CE15 APAC * * * *  
1287 02E3 6809 SACH * * * *  
1288 02E4 3BAA MPY **+,AR2 * * * *  
1289 02E5 4080 ZALH * * * *  
1290 02E6 CE15 APAC * * * *  
1291 02E7 6809 SACH * * * *  
1292 02E8 3BAA MPY **+,AR2 * * * *  
1293 02E9 4080 ZALH * * * *  
1294 02EA CE15 APAC * * * *  
1295 02EB 6809 SACH * * * *  
1296 02EC 3BAA MPY **+,AR2 * * * *  
1297 02ED 4080 ZALH * * * *  
1298 02EE CE15 APAC * * * *  
1299 02EF 6809 SACH * * * *  
1300 02F0 3BAA MPY **+,AR2 * * * *  
1301 02F1 4080 ZALH * * * *  
1302 02F2 CE15 APAC * * * *  
1303 02F3 6809 SACH * * * *  
1304 02F4 3BAA MPY **+,AR2 * * * *  
1305 02F5 4080 ZALH * * * *  
1306 02F6 CE15 APAC * * * *  
1307 02F7 6809 SACH * * * *  
1308 02F8 3BAA MPY **+,AR2 * * * *  
1309 02F9 4080 ZALH * * * *  
1310 02FA CE15 APAC * * * *  
1311 02FB 6809 SACH * * * *  
1312 02FC 3BAA MPY **+,AR2 * * * *  
1313 02FD 4080 ZALH * * * *  
1314 02FE CE15 APAC * * * *  
1315 02FF 6809 SACH * * * *  
1316 0300 3BAA MPY **+,AR2 * * * *  
1317 0301 4080 ZALH * * * *  
1318 0302 CE15 APAC * * * *  
1319 0303 6809 SACH * * * *  
1320 0304 3BAA MPY **+,AR2 * * * *  
1321 0305 4080 ZALH * * * *  
1322 0306 CE15 APAC * * * *  
1323 0307 6809 SACH * * * *  
1324 0308 3BAA MPY **+,AR2 * * * *  
1325 0309 4080 ZALH * * * *  
1326 030A CE15 APAC * * * *  
1327 030B 6809 SACH * * * *  
1328 030C 3BAA MPY **+,AR2 * * * *  
1329 030D 4080 ZALH * * * *  
1330 030E CE15 APAC * * * *  
1331 030F 6809 SACH * * * *  
1332 0310 3BAA MPY **+,AR2 * * * *  
1333 0311 4080 ZALH * * * *  
1334 0312 CE15 APAC * * * *  
1335 0313 6809 SACH * * * *  
1336 0314 3BAA MPY **+,AR2 * * * *  
1337 0315 4080 ZALH * * * *  
1338 0316 CE15 APAC * * * *  
1339 0317 6809 SACH * * * *  
1340 0318 3BAA MPY **+,AR2 * * * *  
1341 0319 4080 ZALH * * * *  
1342 031A CE15 APAC * * * *  
1343 031B 6809 SACH * * * *  
1344 031C 3BAA MPY **+,AR2 * * * *  
1345 031D 4080 ZALH * * * *  
1346 031E CE15 APAC * * * *  
1347 031F 6809 SACH * * * *  
1348 0320 3BAA MPY **+,AR2 * * * *  
1349 0321 4080 ZALH * * * *  
1350 0322 CE15 APAC * * * *  
1351 0323 6809 SACH * * * *  
1352 0324 3BAA MPY **+,AR2 * * * *  
1353 0325 4080 ZALH * * * *  
1354 0326 CE15 APAC * * * *  
1355 0327 6809 SACH * * * *  
1356 0328 3BAA MPY **+,AR2 * * * *  
1357 0329 4080 ZALH * * * *  
1358 032A CE15 APAC * * * *  
1359 032B 6809 SACH * * * *  
1360 032C 3BAA MPY **+,AR2 * * * *  
1361 032D 4080 ZALH * * * *  
1362 032E CE15 APAC * * * *  
1363 032F 6809 SACH * * * *  
1364 0330 3BAA MPY **+,AR2 * * * *  
1365 0331 4080 ZALH * * * *  
1366 0332 CE15 APAC * * * *  
1367 0333 6809 SACH * * * *  
1368 0334 3BAA MPY **+,AR2 * * * *  
1369 0335 4080 ZALH * * * *  
1370 0336 CE15 APAC * * * *  
1371 0337 6809 SACH * * * *  
1372 0338 3BAA MPY **+,AR2 * * * *  
1373 0339 4080 ZALH * * * *  
1374 033A CE15 APAC * * * *  
1375 033B 6809 SACH * * * *  
1376 033C 3BAA MPY **+,AR2 * * * *  
1377 033D 4080 ZALH * * * *  
1378 033E CE15 APAC * * * *  
1379 033F 6809 SACH * * * *  
1380 0340 3BAA MPY **+,AR2 * * * *  
1381 0341 4080 ZALH * * * *  
1382 0342 CE15 APAC * * * *  
1383 0343 6809 SACH * * * *  
1384 0344 3BAA MPY **+,AR2 * * * *  
1385 0345 4080 ZALH * * * *  
1386 0346 CE15 APAC * * * *  
1387 0347 6809 SACH * * * *  
1388 0348 3BAA MPY **+,AR2 * * * *  
1389 0349 4080 ZALH * * * *  
1390 034A CE15 APAC * * * *  
1391 034B 6809 SACH * * * *  
1392 034C 3BAA MPY **+,AR2 * * * *  
1393 034D 4080 ZALH * * * *  
1394 034E CE15 APAC * * * *  
1395 034F 6809 SACH * * * *  
1396 0350 3BAA MPY **+,AR2 * * * *  
1397 0351 4080 ZALH * * * *  
1398 0352 CE15 APAC * * * *  
1399 0353 6809 SACH * * * *  
1400 0354 3BAA MPY **+,AR2 * * * *  
1401 0355 4080 ZALH * * * *  
1402 0356 CE15 APAC * * * *  
1403 0357 6809 SACH * * * *  
1404 0358 3BAA MPY **+,AR2 * * * *  
1405 0359 4080 ZALH * * * *  
1406 035A CE15 APAC * * * *  
1407 035B 6809 SACH * * * *  
1408 035C 3BAA MPY **+,AR2 * * * *  
1409 035D 4080 ZALH * * * *  
1410 035E CE15 APAC * * * *  
1411 035F 6809 SACH * * * *  
1412 0360 3BAA MPY **+,AR2 * * * *  
1413 0361 4080 ZALH * * * *  
1414 0362 CE15 APAC * * * *  
1415 0363 6809 SACH * * * *  
1416 0364 3BAA MPY **+,AR2 * * * *  
1417 0365 4080 ZALH * * * *  
1418 0366 CE15 APAC * * * *  
1419 0367 6809 SACH * * * *  
1420 0368 3BAA MPY **+,AR2 * * * *  
1421 0369 4080 ZALH * * * *  
1422 036A CE15 APAC * * * *  
1423 036B 6809 SACH * * * *  
1424 036C 3BAA MPY **+,AR2 * * * *  
1425 036D 4080 ZALH * * * *  
1426 036E CE15 APAC * * * *  
1427 036F 6809 SACH * * * *  
1428 0370 3BAA MPY **+,AR2 * * * *  
1429 0371 4080 ZALH * * * *  
1430 0372 CE15 APAC * * * *  
1431 0373 6809 SACH * * * *  
1432 0374 3BAA MPY **+,AR2 * * * *  
1433 0375 4080 ZALH * * * *  
1434 0376 CE15 APAC * * * *  
1435 0377 6809 SACH * * * *  
1436 0378 3BAA MPY **+,AR2 * * * *  
1437 0379 4080 ZALH * * * *  
1438 037A CE15 APAC * * * *  
1439 037B 6809 SACH * * * *  
1440 037C 3BAA MPY **+,AR2 * * * *  
1441 037D 4080 ZALH * * * *  
1442 037E CE15 APAC * * * *  
1443 037F 6809 SACH * * * *  
1444 0380 3BAA MPY **+,AR2 * * * *  
1445 0381 4080 ZALH * * * *  
1446 0382 CE15 APAC * * * *  
1447 0383 6809 SACH * * * *  
1448 0384 3BAA MPY **+,AR2 * * * *  
1449 0385 4080 ZALH * * * *  
1450 0386 CE15 APAC * * * *  
1451 0387 6809 SACH * * *
```



```

1040 .....
1041 * .....
1042 * .....
1043 * .....
1044 * .....
1045 01BE CE1F LOOP IDLE * WAIT IN LOOP UNTIL RINT/XINT
1046 01BF CE1F IDLE * EXTRA IDLE FOR TWO RINT
1047 01C0 5000 NOP
1048 01C1 .....
1049 01C2 .....
1050 01C3 .....
1051 01C4 .....
1052 01C5 .....
1053 01C6 .....
1054 01C7 .....
1055 01C8 .....
1056 01C9 .....
1057 01CA 7662 RVRT SST TST0 * SAVE ST0
1058 01CB 8000 LDRK 0 * 0 -> PAGE POINTER
1059 01CC 8000 SACH TACCH * SAVE HIGH ACC
1060 01CD 6863 SACL TACCL * SAVE LOW ACC
1061 01CE 6064 DMOV DRR1 * DRR1 -> DRR2
1062 01CF 5660 ZALS DRR * DRR -> ACC
1063 01D0 4100 ANDK >00FF * MASK-OFF HSB BYTE
1064 01D1 .....
1065 01D2 .....
1066 01D3 .....
1067 01D4 .....
1068 01D5 .....
1069 01D6 .....
1070 01D7 .....
1071 01D8 .....
1072 01D9 6060 SACL DRR1 * ACC -> DRR1
1073 01DA 4164 ZALS TACCL * RESTORE LOW ACC
1074 01DB 4863 ADDH TACCH * RESTORE HIGH ACC
1075 01DC 5062 LST TST0 * RESTORE ST0
1076 01DD CE00 EINT * INTERRUPTS ENABLED
1077 01DE CE26 RET * RETURN TO PROGRAM
1078 01DF .....
1079 01E0 .....
1080 01E1 .....
1081 01E2 .....
1082 01E3 .....
1083 01E4 .....
1084 01E5 .....
1085 01E6 .....
1086 01E7 .....
1087 01E8 .....
1088 01E9 .....
1089 01EA CE00 TXRT EINT * INTERRUPTS ENABLED
1090 01EB FF80 B START * BRANCH TO PROGRAM START
1091 01EC 01D1 007F

```

```

1095 .....
1096 * .....
1097 * .....
1098 * .....
1099 * .....
1100 01D2 .....
1101 0300 .....
1102 0300 .....
1103 0300 .....
1104 0300 .....
1105 0300 EDA1 DATA >EDA1
1106 0301 EEA1 DATA >EEA1
1107 0302 EEA1 DATA >EEA1
1108 0303 EEA1 DATA >EEA1
1109 0304 EEA1 DATA >EEA1
1110 0305 EEA1 DATA >EEA1
1111 0306 EEA1 DATA >EEA1
1112 0307 EEA1 DATA >EEA1
1113 0308 EEA1 DATA >EEA1
1114 0309 EEA1 DATA >EEA1
1115 030A EEA1 DATA >EEA1
1116 030B EEA1 DATA >EEA1
1117 030C EEA1 DATA >EEA1
1118 030D EEA1 DATA >EEA1
1119 030E EEA1 DATA >EEA1
1120 030F EEA1 DATA >EEA1
1121 0310 F061 DATA >F061
1122 0311 F0E1 DATA >F0E1
1123 0312 F161 DATA >F161
1124 0313 F261 DATA >F261
1125 0314 F2E1 DATA >F2E1
1126 0315 F361 DATA >F361
1127 0316 F3E1 DATA >F3E1
1128 0317 F461 DATA >F461
1129 0318 F4E1 DATA >F4E1
1130 031A F561 DATA >F561
1131 031B F5E1 DATA >F5E1
1132 031C F661 DATA >F661
1133 031D F6E1 DATA >F6E1
1134 031E F761 DATA >F761
1135 031F F7E1 DATA >F7E1
1136 0320 F861 DATA >F861
1137 0321 F8E1 DATA >F8E1
1138 0322 F8C1 DATA >F8C1
1139 0323 F901 DATA >F901
1140 0324 F981 DATA >F981
1141 0325 F9E1 DATA >F9E1
1142 0326 F9C1 DATA >F9C1
1143 0327 FA01 DATA >FA01
1144 0328 FA41 DATA >FA41
1145 0329 FA81 DATA >FA81
1146 032A FB01 DATA >FB01
1147 032B FB41 DATA >FB41
1148 032C FB81 DATA >FB81
1149 032D FB81 DATA >FB81
1150 032E FB81 DATA >FB81
1151 032E FBC1 DATA >FBC1

```

```
1152 032F FC01 DATA >FC01
1153 0330 FC31 DATA >FC31
1154 0332 FC71 DATA >FC71
1155 0333 FC91 DATA >FC91
1156 0334 FC81 DATA >FC81
1157 0335 FC81 DATA >FC81
1158 0336 FC71 DATA >FC71
1159 0337 FC71 DATA >FC71
1160 0338 FC31 DATA >FC31
1161 0339 FD51 DATA >FD51
1162 033A FD71 DATA >FD71
1163 033B FD91 DATA >FD91
1164 033C FD81 DATA >FD81
1165 033D FD81 DATA >FD81
1166 033E FD81 DATA >FD81
1167 033F FD11 DATA >FD11
1168 033F FE11 DATA >FE11
1169 0340 FE29 DATA >FE29
1170 0341 FE39 DATA >FE39
1171 0342 FE49 DATA >FE49
1172 0343 FE69 DATA >FE69
1173 0344 FE69 DATA >FE69
1174 0345 FE79 DATA >FE79
1175 0346 FE89 DATA >FE89
1176 0347 FE99 DATA >FE99
1177 0348 FE99 DATA >FE99
1178 0349 FE99 DATA >FE99
1179 034A FEC9 DATA >FEC9
1180 034B FED9 DATA >FED9
1181 034C FEE9 DATA >FEE9
1182 034D FEF9 DATA >FEF9
1183 034E FEF9 DATA >FEF9
1184 034F FE19 DATA >FE19
1185 0350 FF25 DATA >FF25
1186 0351 FF2D DATA >FF2D
1187 0352 FF35 DATA >FF35
1188 0353 FF3D DATA >FF3D
1189 0354 FF4D DATA >FF4D
1190 0355 FF4D DATA >FF4D
1191 0356 FF55 DATA >FF55
1192 0357 FF5D DATA >FF5D
1193 0358 FF65 DATA >FF65
1194 0359 FF6D DATA >FF6D
1195 035A FF7D DATA >FF7D
1196 035B FF85 DATA >FF85
1197 035C FF85 DATA >FF85
1198 035D FF8D DATA >FF8D
1199 035E FF95 DATA >FF95
1200 035F FF95 DATA >FF95
1201 0360 FFA3 DATA >FFA3
1202 0361 FFA7 DATA >FFA7
1203 0362 FFAB DATA >FFAB
1204 0363 FFAC DATA >FFAC
1205 0364 FF83 DATA >FF83
1206 0365 FF83 DATA >FF83
1207 0366 FFB8 DATA >FFB8
1208 0367 FFBF DATA >FFBF

1209 0368 FCC3 DATA >FCC3
1210 0369 FCC3 DATA >FCC3
1211 036A FCCB DATA >FCCB
1212 036B FCCF DATA >FCCF
1213 036C FFD3 DATA >FFD3
1214 036D FFD7 DATA >FFD7
1215 036E FFD8 DATA >FFD8
1216 036F FFD8 DATA >FFD8
1217 0370 FFE2 DATA >FFE2
1218 0371 FFE4 DATA >FFE4
1219 0372 FFE6 DATA >FFE6
1220 0373 FFE8 DATA >FFE8
1221 0374 FFEA DATA >FFEA
1222 0375 FFEA DATA >FFEA
1223 0376 FFE6 DATA >FFEE
1224 0377 FFF0 DATA >FFF0
1225 0378 FFF2 DATA >FFF2
1226 0379 FFF4 DATA >FFF4
1227 037A FFF6 DATA >FFF6
1228 037B FFF6 DATA >FFF6
1229 037C FFFA DATA >FFFA
1230 037D FFFC DATA >FFFC
1231 037E FFFE DATA >FFFE
1232 037F 0000 DATA >
1233 0380 1E5F DATA >1E5F
1234 0381 1E5F DATA >1E5F
1235 0382 1D5F DATA >1D5F
1236 0383 1C5F DATA >1C5F
1237 0384 1B5F DATA >1B5F
1238 0385 1A5F DATA >1A5F
1239 0386 195F DATA >195F
1240 0387 185F DATA >185F
1241 0388 175F DATA >175F
1242 0389 165F DATA >165F
1243 038A 155F DATA >155F
1244 038B 145F DATA >145F
1245 038C 135F DATA >135F
1246 038D 125F DATA >125F
1247 038E 115F DATA >115F
1248 038F 105F DATA >105F
1249 0390 0F5F DATA >0F5F
1250 0391 0E5F DATA >0E5F
1251 0392 0D5F DATA >0D5F
1252 0393 0C5F DATA >0C5F
1253 0394 0B5F DATA >0B5F
1254 0395 0A5F DATA >0A5F
1255 0396 095F DATA >095F
1256 0397 085F DATA >085F
1257 0398 075F DATA >075F
1258 0399 065F DATA >065F
1259 039A 055F DATA >055F
1260 039B 045F DATA >045F
1261 039C 035F DATA >035F
1262 039D 025F DATA >025F
1263 039E 015F DATA >015F
1264 039F 085F DATA >085F
1265 039F 081F DATA >081F
```

\* POSITIVE VALUES NEXT  
\* (POLARITY BIT = 1)

```

1266 03A0 07BF DATA >7BF
1267 03A1 077F DATA >77F
1268 03A2 073F DATA >73F
1269 03A3 06FF DATA >6FF
1270 03A4 067F DATA >67F
1271 03A5 063F DATA >63F
1272 03A6 063F DATA >63F
1273 03A7 05FF DATA >5FF
1274 03A8 05BF DATA >5BF
1275 03A9 057F DATA >57F
1276 03AA 057F DATA >57F
1277 03AB 057F DATA >57F
1278 03AC 04BF DATA >4BF
1279 03AD 047F DATA >47F
1280 03AE 043F DATA >43F
1281 03AF 03FF DATA >3FF
1282 03B0 037F DATA >37F
1283 03B1 034F DATA >34F
1284 03B2 03BF DATA >3BF
1285 03B3 036F DATA >36F
1286 03B4 034F DATA >34F
1287 03B5 032F DATA >32F
1288 03B6 032F DATA >32F
1289 03B7 02FF DATA >2FF
1290 03B8 02CF DATA >2CF
1291 03B9 02AF DATA >2AF
1292 03BA 02BF DATA >2BF
1293 03BB 026F DATA >26F
1294 03BC 024F DATA >24F
1295 03BD 022F DATA >22F
1296 03BE 020F DATA >20F
1297 03BF 01FF DATA >1FF
1298 03C0 01D7 DATA >1D7
1299 03C1 01C7 DATA >1C7
1300 03C2 0187 DATA >187
1301 03C3 01A7 DATA >1A7
1302 03C4 0197 DATA >197
1303 03C5 0187 DATA >187
1304 03C6 0177 DATA >177
1305 03C7 0167 DATA >167
1306 03C8 0157 DATA >157
1307 03C9 0147 DATA >147
1308 03CA 0137 DATA >137
1309 03CB 0127 DATA >127
1310 03CC 0117 DATA >117
1311 03CD 0107 DATA >107
1312 03CE 00FF DATA >FF
1313 03CF 00E7 DATA >E7
1314 03D0 00D8 DATA >D8
1315 03D1 00D3 DATA >D3
1316 03D2 00CB DATA >CB
1317 03D3 00B8 DATA >B8
1318 03D4 00B8 DATA >B8
1319 03D5 00B3 DATA >B3
1320 03D6 00A8 DATA >A8
1321 03D7 00A3 DATA >A3
1322 03D8 0098 DATA >98

1323 03D9 0093 DATA >93
1324 03DA 0088 DATA >88
1325 03DB 0083 DATA >83
1326 03DC 0078 DATA >78
1327 03DD 0068 DATA >68
1328 03DE 0063 DATA >63
1329 03DF 0063 DATA >63
1330 03E0 005D DATA >5D
1331 03E1 0059 DATA >59
1332 03E2 0055 DATA >55
1333 03E3 0051 DATA >51
1334 03E4 0049 DATA >49
1335 03E5 0049 DATA >49
1336 03E6 0045 DATA >45
1337 03E7 0041 DATA >41
1338 03E8 003D DATA >3D
1339 03E9 0039 DATA >39
1340 03EA 0035 DATA >35
1341 03EB 0031 DATA >31
1342 03EC 002D DATA >2D
1343 03ED 0029 DATA >29
1344 03EE 0025 DATA >25
1345 03EF 0021 DATA >21
1346 03F0 001E DATA >1E
1347 03F1 001C DATA >1C
1348 03F2 001A DATA >1A
1349 03F3 0018 DATA >18
1350 03F4 0016 DATA >16
1351 03F5 0014 DATA >14
1352 03F6 0012 DATA >12
1353 03F7 0010 DATA >10
1354 03F8 000E DATA >E
1355 03F9 000C DATA >C
1356 03FA 000A DATA >A
1357 03FB 0006 DATA >6
1358 03FC 0006 DATA >6
1359 03FD 0004 DATA >4
1360 03FE 0002 DATA >2
1361 03FF 0000 DATA >0
1362 0400

NO ERRORS. NO WARNINGS
END

```