131,072-Word x 8-Bit Multiport CMOS Video RAM

■ DESCRIPTION

The HM538123A is a 1-Mbit multiport video RAM equipped with a 128k-word x 8-bit dynamic RAM and a 256-word x 8-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a logic operation mode by internal logic-arithmetic unit and a write mask function. In addition, it has two modes to realize fast writing in RAM. Block write and flash write modes clear the data of 4-word x 8-bit and the data of one row (256-word x 8-bit) respectively in one cycle of RAM. And the HM538123A makes split transfer cycle possible by dividing SAM into two split buffers equipped with 128-word x 8-bit each. This cycle can transfer data to SAM which is not active, and enables a continuous serial access.

■ FEATURES

• Multiport Organization

Asynchronous and Simultaneous Operation of RAM and SAM Capability


RAM: 128k-word x 8-bit and SAM: 256-word x 8-bit

TAN: 120	K-WOIG X O-DIL AND SA	NIVI. 200-WUTU X 0-UIL
 Access Time 	RAM	80 ns/100 ns (max)
	SAM	25 ns/25 ns (max)
 Cycle Time 	RAM	150 ns/190 ns (min)
•	SAM	30 ns/30 ns (min)
 Low Power 		
Active	RAM	360 mW (max)


- High-Speed Page Mode Capability
- Logic Operation Mode Capability
- Mask Write Mode Capability
- Bidirectional Data Transfer Cycle between RAM and SAM Capability
- · Split Transfer Cycle Capability
- Block Write Mode Capability
- · Flash Write Mode Capability
- 3 Variations of Refresh (8 ms/512 cycles)
 RAS Only Refresh
 CAS Before RAS Refresh
 Hidden Refresh
- TTL Compatible


■ PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₈	Address Input
I/O ₀ -I/O ₇	RAM Port Data Inputs/Outputs
SI/O ₀ -SI/O ₇	SAM Port Data Inputs/Outputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DT/OE	Data Transfer/Output Enable
SC	Serial Clock
SE	SAM Port Enable
DSF	Special Function Input Flag
QSF	Special Function Output Flag
v _{cc}	Power Supply
V _{SS}	Ground
NC	No Connection



PIN OUT






E ORDERING INFORMATION

Part No.	Access Time	Package
HM538123AJ-8 HM538123AJ-10	80 ns 100 ns	400 mil 28-pin Plastic SOJ (CP-28D)
HM538123AZ-8 HM538123AZ-10	80 ns 100 ns	475 mil 28-pin Plastic ZIP (ZP-40)

■ BLOCK DIAGRAM



PIN FUNCTIONS

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of RAS. The input level of these signals determine the operation cycle of the HM538123A.

CAS (input pin): Column address and DSF signal are fetched into chip at the falling edge of CAS, which determines the operation mode of HM538123A. CAS controls output impedance of I/O in RAM.

 A_0-A_8 (input pins): Row address (AX_0-AX_8) is determined by A_0-A_8 level at the falling edge of \overline{RAS} . Column address (AY_0-AY_7) is determined by A_0-A_7 level at the falling edge of \overline{CAS} . In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WE (input pin): WE pin has two functions at the falling edge of RAS and after. When WE is low at the falling edge of RAS, the HM538123A turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (WE level at the falling edge of RAS is don't care in read cycle.) When WE is high at the falling edge of RAS, a normal write cycle is executed. After that, WE switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by WE level at the falling edge of RAS. When WE is low, data is transferred from SAM to RAM (data is written into RAM), and when WE is high, data is transferred from RAM to SAM (data is read from RAM).

I/O₀-I/O₇ (input/output pins): I/O pins function as mask data at the falling edge of RAS (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM. In

block write cycle, they function as address mask data at the falling edge of $\overline{\text{CAS}}$.

DT/OE (input pin): DT/OE pin functions as DT (data transfer) pin at the falling edge of RAS and as OE (output enable) pin after that. When DT is low at the falling edge of RAS, this cycle becomes a transfer cycle. When DT is high at the falling edge of RAS, RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

SE (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not fetched into the SAM data register in serial write cycle. SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O₀-SI/O₇ (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

DSF (input pin): DSF is a special function data input flag pin. It is set to high at the falling edge of RAS when new functions such as color register read/write, split transfer, and flash write, are used. DSF is set to high at the falling edge of CAS when block write is executed.

QSF (output pin): QSF outputs data of address A_7 in SAM. QSF is switched from low to high by accessing address 127 in SAM and from high to low by accessing 255 address in SAM.

Table 1. Operation Cycles of the HM538123A

	Input Level at		Input Level at the Falling Edge of RAS			DSF at the Falling	0 4 1
CAS	DT/OE	WE	SĒ	DSF	Edge of CAS	Operation Mode	
L	х	L	X	Х		Logic Operation Set/Reset	
L	х	Н	X	X	_	CBR Refresh	
H	L	L _	L	L	X	Write Transfer	
Н	L	L	Н	L	х	Pseudo Transfer	
H	L	L	X	Н	Х	Split Write Transfer	
Н	L	Н	X	L	X	Read Transfer	
Н	L	Н	X	H	x	Split Read Transfer	
Н	Н	L	Х	L	L	Read/Mask Write	
Н	Н	L	X	L	Н	Mask Block Write	
Н	н	L	х	Н	х	Flash Write	
H	н	Н	х	L	L	Read/Write	
H	Н	Н	X	L	Н	Block Write	
Н	н	н	Х	Н	X	Color Register Read/Write	

Note: X: Don't care.

■ OPERATION OF HM538123A

• RAM Read Cycle (DT/OE high, CAS high and DSF low at the falling edge of RAS, DSF low at the falling edge of CAS)

Row address is entered at the $\overline{\text{RAS}}$ falling edge and column address at the $\overline{\text{CAS}}$ falling edge to the device as in standard DRAM. Then, when $\overline{\text{WE}}$ is high and $\overline{\text{DT/OE}}$ is low while $\overline{\text{CAS}}$ is low, the selected address data outputs through I/O pin. At the falling edge of $\overline{\text{RAS}}$, $\overline{\text{DT/OE}}$ and $\overline{\text{CAS}}$ become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t_{AA}) and $\overline{\text{RAS}}$ to column address delay time (t_{RAD}) specifications are added to enable high-speed page mode.

- RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write) (DT/OE high, CAS high and DSF low at the falling edge of RAS, DSF low at the falling edge of CAS)
- Normal Mode Write Cycle (WE high at the falling edge of RAS)

When CAS and WE are set low after driving RAS low, a write cycle is executed and I/O data is written in the selected addresses. When all 8 I/Os are written, WE should be high at the falling edge of RAS to distinguish normal mode from mask write mode.

If WE is set low before the CAS falling edge, this cycle becomes an early write cycle and I/O becomes in high impedance. Data is entered at the CAS falling edge.

If WE is set low after the CAS falling edge, this cycle becomes a delayed write cycle. Data is input at the WE falling. I/O does not become high impedance in this cycle, so data should be entered with OE in high.

If WE is set low after t_{CWD} (min) and t_{AWD} (min) after the CAS falling edge, this cycle becomes a read-modify-write cycle and enables read/write at the same address in one cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving \overline{OE} high.

Mask Write Mode (WE low at the falling edge of RAS)

If $\overline{\text{WE}}$ is set low at the falling edge of $\overline{\text{RAS}}$, the cycle becomes a mask write mode which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of $\overline{\text{RAS}}$. Then the data is written in high I/O pins and masked in low ones and internal data is retained. This mask data is effective during the $\overline{\text{RAS}}$ cycle. So, in high-speed page mode, the mask data is retained during the page access.

 High-Speed Page Mode Cycle (DT/OE high, CAS high and DSF low at the falling edge of RAS)

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling CAS while RAS is low. Its cycle time is one third of the random read/write cycle. In this cycle, read, write, and block write cycles can be mixed. Note that address access time (t_{AA}), RAS to column address delay time (t_{RAD}), and access time from CAS precharge (t_{ACP}) are added. In one RAS cycle, 256-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t_{RASP} max (100 μs).

• Color Register Set/Read Cycle (CAS high, DT/OE high, WE high and DSF high at the falling edge of RAS)

In color register set cycle, color data is set to the internal color register used in flash write cycle or block write cycle. 8 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it retains the data until reset. Color register set cycle is just the same as the usual write cycle except that DSF is set high at the falling edge of $\overline{\rm RAS}$, and read, early write and delayed write cycle can be executed. In this cycle, HM538123A refreshes the row address fetched at the falling edge of $\overline{\rm RAS}$.




Figure 1. Use of Flash Write



• Flash Write Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ high, \overline{WE} low and DSF high at the falling edge of \overline{RAS})

In a flash write cycle, a row of data (256-word x 8-bit) is cleared to 0 or 1 at each I/O according to the data of color register mentioned before. It is also necessary to mask I/O in this cycle. When $\overline{\text{CAS}}$ and $\overline{\text{DT}}/\overline{\text{OE}}$ is set high, $\overline{\text{WE}}$ is low, and DSF is high at the falling edge of $\overline{\text{RAS}}$, this cycle starts. Then, the row address to clear is given to row address and mask data is given to I/O. Mask data is the same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is retained. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/256 of the usual cycle time. (See figure 1.) If this cycle is executed in logic operation mode described later, the logic operation mode is reset only in the cycle and masked data in this cycle is written.

• Block Write Cycle (CAS high, $\overline{\text{DT}}/\overline{\text{DE}}$ high and DSF low at the falling edge of $\overline{\text{RAS}}$, DSF high at the falling edge of $\overline{\text{CAS}}$)

In a block write cycle, 4 columns of data (4-word x 8-bit) is cleared to 0 or 1 at each I/O according to the data of

color register. Column addresses A0 and A1 are disregarded. The data on I/Os and addresses can be masked. I/O level at the falling edge of CAS determines the address to be cleared. (See figure 2.) If this cycle is executed in logic operation mode described later, the logic operation mode is reset only in the cycle and masked data in this cycle is written.

 Normal Mode Block Write Cycle (WE high at the falling edge of RAS)

The data on 8 I/Os are all cleared when $\overline{\text{WE}}$ is high at the falling edge of $\overline{\text{RAS}}$.

 Mask Block Write Mode (WE low at the falling edge of RAS)

When $\overline{\text{WE}}$ is low at the falling edge of $\overline{\text{RAS}}$, HM538123A starts mask block write mode to clear the data on an optional I/O. The mask data is the same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is retained. The mask data is available in the $\overline{\text{RAS}}$ cycle. In page mode block write cycle, the mask data is retained during the page access.




Figure 2. Use of Block Write

Transfer Operation

The HM538123A provides the read transfer cycle, split read transfer cycle, pseudo transfer cycle, write transfer cycle and split write transfer cycle as data transfer cycles. These transfer cycles are set by driving CAS high and DT/OE low at the falling edge of RAS. They have following functions:

(1) Transfer data between row address and SAM data register (except for pseudo transfer cycle).

Read transfer cycle and split read transfer cycle: RAM to SAM

Write transfer cycle and split write transfer cycle: SAM to RAM

(2) Determine SI/O state (except for split read transfer cycle and split write transfer cycle).

Read transfer cycle: SI/O output

Pseudo transfer cycle and write transfer cycle: SI/O

(3) Determine first SAM address to access after transferring at column address (SAM start address).

SAM start address must be determined by read transfer cycle or pseudo transfer cycle (split transfer cycle isn't available) before SAM access, after power on, and determined for each transfer cycle.

Read Transfer Cycle (CAS high, DT/OE low, WE high and DSF low at the falling edge of RAS)

This cycle becomes read transfer cycle by driving DT/OE low. WE high and DSF low at the falling edge of RAS. The row address data (256 x 8-bit) determined by this cycle is transferred to SAM data register synchronously at the rising edge of DT/OE. After the rising edge of DT/OE, the new address data outputs from SAM start address determined by column address. In read transfer cycle, DT/OE must be risen to transfer data from RAM to SAM.

This cycle can access SAM even during transfer (real time read transfer). In this case, the timing tSDD (min) specified between the last SAM access before transfer and DT/OE rising edge and t_{SDH} (min) specified between the first SAM access and DT/OE rising edge must be satisfied.

When read transfer cycle is executed, SI/O becomes output state by first SAM access. Input must be set high impedance before t_{SZS} (min) of the first SAM access to avoid data

Pseudo Transfer Cycle (CAS high, DT/OE low, WE low, SE high and DSF low at the falling edge of RAS)

Pseudo transfer cycle switches SI/O to input state and set SAM start address without data transfer to RAM.

This cycle starts when CAS is high, DT/OE low, WE low, SE high and DSF low at the falling edge of RAS. Data should be input to SI/O later than tSID (min) after RAS becomes low to avoid data contention. SAM access becomes enabled after t_{SRD} (min) after RAS becomes high. In this cycle, SAM access is inhibited during RAS low, therefore, SC must not be risen.

Write Transfer Cycle (CAS high, DT/OE low, WE low, SE low and DSF low at the falling edge of RAS)

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of RAS. The column address is specified as the first address for serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after t_{SRD} (min) after RAS becomes high. SAM access is inhibited during RAS low. In this period, SC must not be risen. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by write transfer cycle. However, the address to write data must be the same as that of the read transfer cycle or the split read transfer cycle (row address AX8).




Figure 3. Real Time Read Transfer



Split Read Transfer Cycle (CAS high, DT/OE low, WE high and DSF high at the falling edge of RAS)

To execute a continuous serial read by real time read transfer, HM538123A must satisfy SC and DT/OE timings and requires an external circuit to detect SAM last address. Split read transfer cycle makes it possible to execute a continuous serial read without the above timing limitation. Figure 4 shows the block diagram for a split transfer. SAM data register (DR) consists of 2 split buffers, whose organizations are 128-word x 8-bit each. Let us suppose that data is read from upper data register DR1 (the row address AX₈ is 0 and SAM address A7 is 1). When split read transfer is executed setting row address AX8 0 and SAM start addresses A0 to As, 128-word x 8-bit data are transferred from RAM to the lower data register DR0 (SAM address A7 is 0) automatically. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR0. If the next split read transfer isn't executed while data are read from data register DR0, data start to be read from SAM start address 0 of DR1 after data are read from data register DR0. If split read transfer is executed setting row address AX₈ 1 and SAM start addresses A₀ to A₆ while data are read from data register DR1, 128-word x 8-bit data are transferred to data register DR2. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR2. If the next split read transfer isn't executed while data is read from data register DR2, data start to be read from SAM start address 0 of data register DR3 after data are read from data register DR2. In this time. SAM data is the one transferred to data register DR3 finally while row address AX8 is 1. In split read data transfer, the SAM start address A7 is automatically set in the data register which isn't used.

The data on SAM address A₇, which will be accessed next, outputs to QSF, QSF is switched from low to high by accessing SAM last address 127 and from high to low by accessing address 255.

Split read transfer cycle is set when CAS is high, DT/OE is low, WE is high and DSF is high at the falling edge of RAS. The cycle can be executed asynchronously with SC. However, HM538123A must be satisfied to the satisfied between SC rising and RAS falling. SAM start address must be accessed, satisfying the total control of the satisfying the sa

In split read transfer, SI/O isn't switched to output state. Therefore, read transfer must be executed to switch SI/O to output state when the previous transfer cycle is pseudo transfer or write transfer cycle.

Split Write Transfer Cycle (CAS high, DT/OE low, WE low and DSF high at the falling edge of RAS)

A continuous serial write cannot be executed because accessing SAM is inhibited during RAS low in write transfer. Split write transfer cycle makes it possible. In this cycle, tsts (min), tst (min), tcst (min) and tast (min) timings must be satisfied like split read transfer cycle. And it is impossible to switch SI/O to input state in this cycle. If SI/O is in output state, pseudo transfer cycle should be executed to switch SI/O into input state. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by split write transfer cycle. However, pseudo transfer cycle must be executed before split write transfer cycle. And the MSB of row address (AX₈) to write data must be the same as that of the read transfer cycle or the split read transfer cycle.




Figure 4. Block Diagram for Split Transfer






Figure 5. Limitation in Split Transfer

SAM Port Operation Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When SE is set high, SI/O becomes high impedance, and the internal pointer is incremented by the SC rising. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is fetched into data register at the SC rising edge like in the serial read cycle. If SE is high, SI/O data isn't fetched into data register. Internal pointer is incremented by the SC rising, so SE high can be used as mask data for SAM. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

• Refresh RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is executed by accessing all 512 row addresses within 8 ms. There are three refresh cycles: (1) $\overline{\text{RAS}}$ only refresh cycle, (2) $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate $\overline{\text{RAS}}$ such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

- (1) RAS Only Refresh Cycle: RAS only refresh cycle is executed by activating only RAS cycle with CAS fixed to high after inputting the row address (= refresh address) from external circuits. To distinguish this cycle from data transfer cycle, DT/OE must be high at the falling edge of RAS.
- (2) CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycle, refresh address need not to be input through external circuits because it is in-

put through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because CAS circuits don't operate.

To distinguish this cycle from logic operation set/reset cycle, WE must be high at the falling edge of RAS.

(3) Hidden Refresh Cycle: Hidden refresh cycle executes CBR refresh with the data output by reactivating RAS when DT/OE and CAS keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift register and selector), organized as fully static circuitry, require no refresh.

Logic Operation Mode

The HM538123A supports logic operation capability on RAM port. It executes logic operation between the memory cell data and external input data in logic operation mode write cycle, and writes the result into the memory cell (read-modify-write). This function realizes high speed raster operations and simplifies peripheral circuits for raster operations.

Logic Operation Set/Reset Cycle (CAS low and WE low at the falling edge of RAS)

In logic operation set/reset cycle, the following operations are executed at the same time; 1. Selection of logic operations and logic operation mode set/reset, 2. Mask data programming, 3. CBR refresh.

Figure 6 shows the timing for logic operation set/reset cycle. This cycle starts when CAS and WE are low at the falling edge of RAS. In this cycle, logic operation codes and mask data are programmed by row address and I/O pin respectively at the falling edge of RAS. When write cycle is executed after this cycle, the logic operation write cycle starts. In the logic operation mode, the specification of cycle time is longer than that of normal mode because read-modify-write cycle, which writes the operation result of external data and memory cell data into memory cell, is executed internally. In this cycle, logic operation codes and mask data programmed are available until reprogrammed. Mask data is available only for one RAS cycle, in mask write cycle, mask block write cycle and flash write cycle. Here, the mask data

programmed in mask write cycle, mask block write cycle and flash write cycle is named as "temporary mask data" and the one programmed in logic operation set/reset cycle is named as "mask data".

 Selection of Logic Operations and Logic Operation Mode Set/Reset

Table 2 shows the logic operations. One operation is selected among sixteen ones by combinations of A_0-A_3 levels at the falling edge of RAS. (A_4-A_8 are Don't care.) Logic operation codes (A_3,A_2,A_1,A_0) = (0,1,0,1)(THROUGH) resets

the logic operation mode. When write cycle is executed after that, normal write cycle starts. However, even in this case, mask data is still available. I/O must be at high level at the falling edge of RAS in logic operation set/reset cycle when mask data is not used.

· Mask Data Programming

High/low level of I/O at the falling edge of RAS functions as mask data. When I/O is high, the data is written in write cycle. When I/O is low, the input data is masked and the same memory cell data remains. Mask data, programmed in




Figure 6. Logic Operation Set/Reset

• Table 2. Logic Code

	Logic Code			Symbol	Write Data	Note
A3	A ₂	A ₁	A ₀	Symbol	write Data	Note
0	0	0	0	ZERO	0	
0	0	0	1	AND1	Di∙Mi	
0	0	1	0	AND2	Di∙Mi	Logic Operation Mode Set
0	0	1	1		Mi	
0	1	0	0	AND3	Di∙Mi	
0	1	0	1	THROUGH	Di	Logic Operation Mode Reset
0	1	1	0	EOR	Di•Mi + Di•Mi	
0	1	1	1	ORI	Di + Mi	
1	0	0	0	NOR	Di∙Mi	
1	0	0	1	ENOR	Di∙Mi + Di ∙ Mi	
1	0	1	0	INV1	Di	T 10 min Made 6
1	0	1	1	OR2	Di + Mi	Logic Operation Mode Set
1	1	0	0	INV2	Mi	
1	1	0	1	OR3	Di + Mi	
1	1	1	0	NAND	Di + Mi	
1	1	1	1	ONE	1	

Note: Di: External Data-in.

Mi: The data of the memory cell.



1229

this cycle, is available until reprogrammed. It is advantageous when the same mask data continues.

Also, temporary mask data can be programmed by falling WE at the falling edge of RAS in logic operation mode cycle, after mask data is programmed. The temporary mask data is available only for one cycle.

Logic operation is reset during temporary mask write cycle. It means that external input data is written into I/O whose temporary mask data is 1. (See figure 7.) These functions are useful when RAM port is divided into frame buffer area and data area, as they save the need to reprogram logic operation codes and mask them.




Figure 7. 2 Types of Mask Write Function and Logic Operation Function

Logic Operation Mode Write Cycle (Early Write, Delayed Write and Page Mode)

Write cycle after logic operation set cycle is logic operation mode write cycle. However, this mode is reset in block write, mask block write, flash write, and mask write cycle. In logic operation mode write cycle, the following read-modify-write operation is executed internally.

 Reading memory cell data in given address into internal bus.

- (2) Executing operation between the data given in I/O pin and memory cell data.
- (3) Writing the result of (2) into address given by (1).

Figure 8 shows the sequence of raster operation. Raster operation which needs 3 cycles (destination read, operation and destination write) in normal mode can be executed in one write cycle of logic operation mode. It makes raster operation faster and simplifies peripheral hardware for raster operation.




Figure 8. Sequence of Raster Operation

M ABSOLUTE MAXIMUM RATINGS

Parameter	Parameter Symbol		Unit	Note	
Terminal Voltage	V _T	- 1.0 to + 7.0	v	1	
Power Supply Voltage	v _{cc}	-0.5 to +7.0	v	1	
Power Dissipation	PT	1.0	w		
Operating Temperature	Topr	0 to +70	°C		
Storage Temperature	T _{stg}	- 55 to + 125	°C		

Note: 1. Relative to VSS.

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	v _{cc}	4.5	5.0	5.5	v	1
Input High Voltage	V _{IH}	2.4	_	6.5	v	1
Input Low Voltage	VIL	- 0.5	_	0.8	v	1, 2

Notes: 1. All voltages referenced to VSS.

2. -3.0V for pulse width ≤ 10 ns.



• DC Electrical Characteristics (T_A = 0 to \pm 70°C, V_{CC} = 5V \pm 10%, V_{SS} == 0V)

	61	HM538	3123A-8	HM538	123A-10	TI-is	Test (Conditions	N
Parameter	Symbol	Min	Max	Min	Max	Unit	RAM Port	SAM Port	Note
Onematina	I _{CC1}	-	65	-	50	mA.	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Operating Current	I _{CC7}	+	115	1	100	mA	Cycling t _{RC} = Min	$\overline{SE} = V_{IL}$, SC Cycling $t_{SCC} = Min$	
Standby	I _{CC2}	-	7		7	mA		$SC = V_{IL}, \overline{SE} = V_{IH}$	
Current	I _{CC8}	_	50	-	50	mA	\overline{RAS} , $\overline{CAS} = V_{IH}$	SE = V _{IL} , SC Cycling t _{SCC} = Min	
RAS Only	I _{CC3}		65	_	50	mA	RAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Refresh Current	I _{CC9}	1	115	ł	100	mA	$\frac{\overline{CAS} = V_{IH}}{t_{RC} = Min}$	SE = V _{IL} , SC Cycling t _{SCC} = Min	
Desa Mada	I _{CC4}	1	70	1	65	mA	CAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Page Mode Current	I _{CC10}	_	120	-	115	mA	$\overline{RAS} = V_{IL}$ $t_{PC} = Min$	SE = V _{IL} , SC Cycling t _{SCC} = Min	
CAS Before	I _{CC5}	-	55	1	40	mA	RAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$	
RAS Refresh Current	Iccii		105	_	90	mA	t _{RC} = Min	SE = V _{IL} , SC Cycling t _{SCC} = Min	
Data	I _{CC6}		75	_	60	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Transfer Current	I _{CC12})	125		110	mA	Cycling t _{RC} = Min	SE = V _{IL} , SC Cycling t _{SCC} = Min	
Input Leakage Current	I _{LI}	- 10	10	- 10	10	μА			
Output Leakage Current	I _{LO}	- 10	10	- 10	10	μA			
Output High Voltage	v _{OH}	2.4	_	2.4		v	$I_{OH} = -2 \text{mA}$		
Output Low Voltage	v _{OL}		0.4	_	0.4	v	I _{OL} = 4.2 mA		


Note: 1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max is specified at the output open condition.

• Capacitance ($T_A = 25$ °C, $V_{CC} = 5$ V, f = 1 MHz, Bias: Clock, I/O = V_{CC} , Address = V_{SS})

	·				
Parameter	Symbol	Min	Тур	Max	Unit
Address	C ₁₁			5	pF
Clock	C ₁₂	_	_	5	pF
I/O, SI/O, QSF	C _{I/O}		_	7	pF

• AC Characteristics (T_A = 0 to +70°C, V_{CC} = 5V \pm 10%, V_{SS} = 0V)1. 16 Test Conditions

Input Rise and Fall Time 5 ns
Output Load See figures
Input Timing Reference Levels 0.8V, 2.4V
Output Timing Reference Levels 0.4V, 2.4V



Note: *1. Including scope and jig.

Common Parameter

	0 1 1	HM53	8123A-8	HM538	3123A-10	77.14	NT-4-
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	tRC	150	_	190	_	ns	
RAS Precharge Time	t _{RP}	60	_	80	_	ns	
RAS Pulse Width	tRAS	80	10000	100	10000	ns	
CAS Pulse Width	tCAS	20	_	25	-	ns	
Row Address Setup Time	t _{ASR}	0	_	0	_	ns	
Row Address Hold Time	trah	10	_	15	_	ns	
Column Address Setup Time	tASC	0	_	0	_	ns	
Column Address Hold Time	t _{CAH}	15	_	20	_	ns	
RAS to CAS Delay Time	tRCD	20	60	25	75	ns	2
RAS Hold Time Referenced to CAS	trsh	20	_	25	_	ns	
CAS Hold Time Referenced to RAS	tCSH	80	_	100	_	ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	ns	
Transition Time (Rise to Fall)	t _T	3	50	3	50	ns	3
Refresh Period	tREF	_	8	_	8	ms	
DT to RAS Setup Time	tDTS	0	_	0	<u> </u>	ns	
DT to RAS Hold Time	tDTH	10	_	15	_	пѕ	
DSF to RAS Setup Time	t _{FSR}	0	_	0	_	лѕ	
DSF to RAS Hold Time	tRFH	10	_	15	_	ns	
DSF to CAS Setup Time	tFSC	0	_	0	_	ns	
DSF to CAS Hold Time	^t CFH	15	-	20		ns	
Data-in to CAS Delay Time	tDZC	0	-	0		ns	4
Data-in to OE Delay Time	t _{DZO}	0	_	0		ns	4
Output Buffer Turn-off Delay Referenced to CAS	t _{OFF1}	_	20	_	25	ns	5
Output Buffer Turn-off Delay Referenced to OE	t _{OFF2}	_	20	_	25	ns	5

Read Cycle (RAM), Page Mode Read Cycle

Downston	Cb.al	HM53	8123A-8	HM53	3123A-10	TTia	NI-4-
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Access Time from RAS	t _{RAC}	_	80	_	100	ns	6, 7
Access Time from CAS	[‡] CAC	_	20		25	ns	7, 8
Access Time from OE	^t OAC	1	20		25	ns	7
Address Access Time	t _{AA}		40	_	45	ns	7, 9
Read Command Setup Time	tRCS	0		0		ns	
Read Command Hold Time	tRCH	0	_	0	_	ns	10
Read Command Hold Time Referenced to RAS	t _{RRH}	10	_	10	_	ns	10
RAS to Column Address Delay Time	tRAD	15	40	20	55	ns	2
Column Address to RAS Lead Time	tRAL	40	_	45	_	ns	
Column Address to CAS Lead Time	t _{CAL}	40	_	45	_	ns	
Page Mode Cycle Time	t _{PC}	50	_	55	_	ns	
CAS Precharge Time	t _{CP}	10		10	_	ns	
Access Time from CAS Precharge	tACP		45	_	50	ns	
Page Mode RAS Pulse Width	tRASP	80	100000	100	100000	ns	

Write Cycle (RAM), Page Mode Write Cycle, Color Register Set Cycle

Day 1	911	HM53	8123A-8	HM538	123A-10	VI 14	
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	twcs	0	-	0	_	ns	11
Write Command Hold Time	twcH	15	_	20	_	ns	
Write Command Pulse Width	twp	15		20	_	ns	
Write Command to RAS Lead Time	tRWL	20	_	25	_	ns	
Write Command to CAS Lead Time	†CWL	20		25	_	ns	
Data-in Setup Time	t _{DS}	0	-	0	_	ns	12
Data-in Hold Time	t _{DH}	15	_	20	_	ns	12
WE to RAS Setup Time	tws	0	_	0		ns	
WE to RAS Hold Time	twH	10	_	15	_	ns	
Mask Data to RAS Setup Time	t _{MS}	0	_	0	Г — [—]	ns	
Mask Data to RAS Hold Time	^t MH	10	_	15	_	ns	
OE Hold Time Referenced to WE	^t OEH	20	_	25		ns	i i
Page Mode Cycle Time	t _{PC}	50	_	55	_	ns	
CAS Precharge Time	t _{CP}	10	_	10	_	ns	
CAS to Data-in Delay Time	t _{CDD}	20	_	25		ns	13
Page Mode RAS Pulse Width	tRASP	80	100000	100	100000	ns	

Read-Modify-Write Cycle

Parameter	Sumbol .	HM538123A-8		HM538	3123A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	7 Unit	Note
Read-Modify-Write Cycle Time	tRWC	200		250	_	ns	
RAS Pulse Width (Read-Modify-Write Cycle)	t _{RWS}	130	10000	160	10000	ns	
CAS to WE Delay Time	t _{CWD}	45		55		ns	14
Column Address to WE Delay Time	tAWD	65		75		ns	14
OE to Data-in Delay Time	todd	20	_	25		ns	12

Read-Modify-Write Cycle (continued)

Parameter	C1 -1	HM53	8123A-8	HM538	3123A-10	77-1	NT-4
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC	_	80	_	100	ns	6, 7
Access Time from CAS	t _{CAC}	_	20	_	25	ns	7, 8
Access Time from OE	[‡] OAC		20		25	ns	7
Address Access Time	t _{AA}		40	_	45	ns	7, 9
RAS to Column Address Delay Time	tRAD	15	40	20	55	ns	
Read Command Setup Time	tRCS	0	_	0		ns	_
Write Command to RAS Lead Time	tRWL	20	_	25	_	ns	
Write Command to CAS Lead Time	t _{CWL}	20	_	25	_	ns	
Write Command Pulse Width	twp	15	_	20	_	ns	
Data-in Setup Time	t _{DS}	0	_	0	_	ns	12
Data-in Hold Time	tDH	15	_	20	_	ns	12
OE Hold Time Referenced to WE	t _{OEH}	20	_	25	_	ns	

Refresh Cycle

Parameter	Completed	HM53	8123A-8	HM538	1123A-10	Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Unit	Note
CAS Setup Time (CAS Before RAS Refresh)	t _{CSR}	10	_	10		ns	
CAS Hold Time (CAS Before RAS Refresh)	t _{CHR}	15	_	20	_	ns	
RAS Precharge to CAS Hold Time	trpc	10	_	10		ns	

Flash Write Cycle, Block Write Cycle

Doronoton	- Combal	HM53	B123A-8	HM538	123A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Мах	Unit	Note
CAS to Data-in Delay Time	t _{CDD}	20		25		ns	13
OE to Data-in Delay Time	todd	20		25		ns	13

Read Transfer Cycle

D	C1	HM53	8123A-8	HM538	123A-10	77-14	Note
Parameter	Symbol	Min	Мах	Min	Max	Unit	Note
DT Hold Time Referenced to RAS	tRDH	70	10000	90	10000	ns	
DT Hold Time Referenced to CAS	t _{CDH}	20		25	_	ns	
DT Hold Time Referenced to Column Address	t _{ADH}	30		35		ns	
DT Precharge Time	t _{DTP}	40		45		пѕ	
DT to RAS Delay Time	tDRD	70	_	90	_	пѕ	
SC to RAS Setup Time	tSRS	30	-	30	-	ns	
1st SC to RAS Hold Time	tSRH	85	-	105		ns	
1st SC to CAS Hold Time	tsch	30	-	35	_	ns	
1st SC to Column Address Hold Time	tsah	50	-	55		ns	
Last SC to DT Delay Time	t _{SDD}	5		5		ns	
1st SC to \overline{DT} Hold Time	t _{SDH}	15	_	15	_	ns	



Read Transfer Cycle (continued)

P		HM53	8123A-8	HM538	3123A-10		N-4-
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
RAS to QSF Delay Time	tRQD	_	95	-	115	ns	15
CAS to QSF Delay Time	t _{CQD}	_	35		40	ns	15
DT to QSF Delay Time	tDQD	_	25	_	30	ns	15
QSF Hold Time Referenced to RAS	tRQH	20	_	25	_	ns	
QSF Hold Time Referenced to CAS	t _{CQH}	5	_	5	_	ns	
QSF Hold Time Referenced to $\overline{\text{DT}}$	tDQH_	5	_	5	_	ns	
Serial Data-in to 1st SC Delay Time	t _{SZS}	0	_	0	_	ns	
Serial Clock Cycle Time	tscc	30	_	30	_	ns	
SC Pulse Width	tsc	10	_	10	_	ns	
SC Precharge Time	tSCP	10	_	10	_	ns	
SC Access Time	tSCA	_	25	_	25	ns	15
Serial Data-out Hold Time	tsoh	5	_	5	_	ns	
Serial Data-in Setup Time	tsis	0	_	0	_	ns	
Serial Data-in Hold Time	tSIH	15		20		ns	
RAS to Column Address Delay Time	tRAD	15	40	20	55	ns	
Column Address to RAS Lead Time	tRAL	40		45		ns	
RAS Precharge to DT High Hold Time	t _{DTHH}	25	_	30		ns	

Pseudo Transfer Cycle, Write Transfer Cycle

Description	Count of	HM53	8123A-8	HM538	123A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
SE Setup Time Referenced to RAS	t _{ES}	0	_	0	_	ns	
SE Hold Time Referenced to RAS	t _{EH}	10	_	15	Ī	ns	
SC Setup Time Referenced to RAS	tSRS	30	_	30	_	ns	
RAS to SC Delay Time	tSRD	25	_	25	_	ns	
Serial Output Buffer Turn-off Time Referenced to RAS	t _{SRZ}	10	45	10	50	ns	
RAS to Serial Data-in Delay Time	tSID	45	_	50	_	ns	
RAS to QSF Delay Time	t _{RQD}	_	95	_	115	ns	15
CAS to QSF Delay Time	tCQD	_	35	_	40	ns	15
QSF Hold Time Referenced to RAS	tRQH	20	_	25	-	ns	
QSF Hold Time Referenced to CAS	t _{CQH}	5		5		ns	
Serial Clock Cycle Time	tscc	30	_	30		ns	
SC Pulse Width	tSC	10		10	_	ns	
SC Precharge Time	t _{SCP}	10		10	_	ns	
SC Access Time	tSCA	-	25	_	25	ns	15
SE Access Time	t _{SEA}		25	_	25	ns	15
Serial Data-out Hold Time	t _{SOH}	5	_	5	_	ns	
Serial Write Enable Setup Time	tsws	5		5	_	ns	
Serial Data-in Setup Time	tSIS	0		0	_	пs	
Serial Data-in Hold Time	tSIH	15		20		ns	

Split Read Transfer Cycle, Split Write Transfer Cycle

D	61	HM53	8123A-8	HM538	123A-10	T.1-14	Mana
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Split Transfer Setup Time	tsts	20		25	-	ns	
Split Transfer Hold Time Referenced to RAS	trst	80		100	1	ns	
Split Transfer Hold Time Referenced to CAS	t _{CST}	20	_	25	-	ns	
Split Transfer Hold Time Referenced to Column Address	t _{AST}	40	-	45	-	пѕ	ļ
SC to QSF Delay Time	t _{SQD}	_	25		30	ns	15
QSF Hold Time Referenced to SC	tsQH	5	_	5	_	ns	
Serial Clock Cycle Time	tscc	30		30	-	ns	
SC Pulse Width	t _{SC}	10	_	10	_	ns	
SC Precharge Time	tscp	10	_	10	_	ns	
SC Access Time	tSCA	-	25	-	25	ns	15
Serial Data-out Hold Time	tson	5		5	_	ns	
Serial Data-in Setup Time	tsis	0	~	0	_	ns	
Serial Data-in Hold Time	tSIH	15	-	20	_	ns	
RAS to Column Address Delay Time	^t RAD	15	40	20	55	ns	
Column Address to RAS Lead Time	t _{RAL}	40	-	45	-	ns	

Serial Read Cycle, Serial Write Cycle

D	Southel	HM53	8123A-8 HM5381		123A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Serial Clock Cycle Time	tscc	30	_	30		ns	
SC Pulse Width	t _{SC}	10	_	10	-	ns	
SC Precharge Width	†SCP	10	_	10		ns	
Access Time from SC	^t SCA	1	25	_	25	ns	15
Access Time from SE	t _{SEA}	_	25	-	25	ns	15
Serial Data-out Hold Time	tsoH	5		5		ns	
Serial Output Buffer Turn-off Time Referenced to SE	tSEZ	-	20	_	25	ns	5
Serial Data-in Setup Time	tsis	0	-	0	-	ns	
Serial Data-in Hold time	tsih	15	_	20	_	ns	
Serial Write Enable Setup Time	tsws	5	_	5	-	ns	
Serial Write Enable Hold Time	tswH	15	_	20		ns	
Serial Write Disable Setup Time	tswis	5	_	5		ns	
Serial Write Disable Hold Time	tswih	15	_	20		ns	

Logic Operation Mode

Barrameter Sur	Sk.at	HM53	3123A-8	HM538	123A-10	Unit ns	Note
Parameter	Symbol	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS)	t _{CSR}	10	1	10	_	ns	
CAS Hold Time (CAS Before RAS)	^t CHR	15	}	20	-	ns	

Logic Operation Mode (continued)

Parameter	Sumbal	HM53	8123A-8	HM538	123A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
RAS Precharge to CAS Hold Time	tRPC	10	_	10	_	ns	
Write Cycle Time	tFRC	170	_	215	_	ns	
RAS Pulse Width	tFRS	100	10000	125	10000	ns	
Page Mode Cycle Time	t _{FPC}	70	_	80	_	ns	
CAS Pulse Width	t _{FCS}	40		50		ns	
RAS Hold Time Referenced to CAS	tFRSH	40		50	_	ns	
CAS Hold Time Referenced to RAS	tFCSH	100		125	_	ns	
Column Address to RAS Lead Time	tFRA	60	_	70	_	ns	
Column Address to CAS Lead Time	tFCA	60	_	70	_	ns	
RAS to Column Address Delay Time	tRAD	15	40	20	55	ns	
Write Command Setup Time	twcs	0		0	_	ns	
Write Command Hold Time	twcH	15	_	20		ns	
Write Command Pulse Width	twp	15	_	20		ns	
Write Command to RAS Lead Time	tRWL	20		25	-	ns	
Write Command to CAS Lead Time	t _{CWL}	20	_	25	_	ns	
Data-in Setup Time	t _{DS}	0	_	0	_	ns	12
Data-in Hold Time	t _{DH}	15	_	20	_	ns	12
WE to RAS Setup Time	tws	0		0		ns	
WE to RAS Hold Time	twH	10	-	15	-	ns	
Mask Data to RAS Setup Time	t _{MS}	0	_	0	_	ns	
Mask Data to RAS Hold Time	t _{MH}	10	_	15	_	ns	
OE Hold Time Referenced to WE	tDEH	20	_	25	_	ns	
CAS Precharge Time	t _{CP}	10	_	10	_	ns	


Notes: 1. AC measurements assume $t_T = 5$ ns.

- 2. When $t_{RCD} > t_{RCD}$ (max) or $t_{RAD} > t_{RAD}$ (max), access time is specified by t_{CAC} or t_{AA} .
- 3. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition time t_T is measured between V_{IH} and V_{II}.
- Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either t_{DZC} (min) or t_{DZO} (min) must be satisfied.
- t_{OFF1} (max), t_{OFF2} (max) and t_{SEZ} (max) are defined as the time at which the output achieves the open circuit condition (V_{OH} - 200 mV, V_{OL} + 200 mV).
- 6. Assume that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 7. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 8. When $t_{RCD} \ge t_{RCD}$ (max) and $t_{RAD} \le t_{RAD}$ (max), access time is specified by t_{CAC} .
- 9. When $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \ge t_{RAD}$ (max), access time is specified by t_{AA} .
- 10. If either t_{RCH} or t_{RRH} is satisfied, operation is guaranteed.
- 11. When t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle, and 1/O pins remain in an open circuit (high impedance) condition.
- 12. These parameters are specified by the later falling edge of $\overline{\text{CAS}}$ or $\overline{\text{WE}}$.
- 13. Either t_{CDD} (min) or t_{ODD} (min) must be satisfied because output buffer must be turned off by CAS or OE prior to applying data to the device when output buffer is on.
- 14. When t_{AWD} ≥ t_{AWD} (min) and t_{CWD} ≥ t_{CWD} (min) in read-modify-write cycle, the data of the selected address outputs to an I/O pin and input data is written into the selected address. t_{ODD} (min) must be satisfied because output buffer must be turned off by OE prior to applying data to the device.
- 15. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
- 16. After power-up, pause for 100 μs or more and execute at least 8 initialization cycles (normal memory cycle or refresh cycle), then start operation.




TIMING WAVEFORMS


• Read Cycle




• Early Write Cycle




• Delayed Write Cycle




• Read-Modify-Write Cycle




• Page Mode Read Cycle




• Page Mode Write Cycle (Early Write)




• Page Mode Write Cycle (Delayed Write)




• RAS Only Refresh Cycle




• CAS Before RAS Refresh Cycle




• Hidden Refresh Cycle




• Color Register Set Cycle (Early Write)




• Color Register Set Cycle (Delayed Write)




• Color Register Read Cycle




• Flash Write Cycle




• Block Write Cycle



• Page Mode Block Write Cycle




• Read Transfer Cycle (1)




Notes: *1. This QSF timing is referred when SC is risen once or more between the previous transfer cycle and \overline{CAS} falling edge of this cycle (QSF is switched by \overline{DT} rising).

*2. This QSF timing is referred when SC isn't risen between the previous transfer cycle and CAS falling edge of this cycle (QSF is switched by RAS or CAS falling).


• Read Transfer Cycle (2)




• Pseudo Transfer Cycle



• Write Transfer Cycle




• Split Read Transfer Cycle




Note: *1. If the next transfer cycle after read transfer cycle is split read transfer cycle, one or more access to SC are required between read transfer cycle and split read transfer cycle.


• Split Write Transfer Cycle




• Serial Read Cycle




• Serial Write Cycle




• Logic Operation Set/Reset Cycle



• Logic Operation Mode Early Write Cycle




• Logic Operation Mode Delayed Write Cycle




Note: *1. When \overline{WE} is high, this cycle enters a logic operation mode. When \overline{WE} is low, logic operation mode is reset, and a temporary mask write cycle starts.

• Logic Operation Mode Page Mode Write Cycle (Early Write)



• Logic Operation Mode Page Mode Write Cycle (Delayed Write)

temporary mask write cycle starts.



Note: *1. When WE is high, this cycle enters a logic operation mode. When WE is low, logic operation mode is reset, and a temporary mask write cycle starts.

• Logic Operation Mode Read-Modify-Write Cycle

