



**Features**

- Automatic power-down when deselected (7C168)
- CMOS for optimum speed/power
- High Speed
  - 25 ns t<sub>AA</sub>
  - 15 ns t<sub>ACE</sub> (7C169)
- Low active power
  - 385 mW (commercial)
  - 385 mW (military)
- Low standby power (7C168)
  - 110 mW
- TTL compatible inputs and outputs

- Capable of withstanding greater than 2000V electrostatic discharge

**Functional Description**

The CY7C168 and CY7C169 are high performance CMOS static RAMs organized as 4096 x 4 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{CE}$ ) and three-state drivers. The CY7C168 has an automatic power-down feature, reducing the power consumption by 85% when deselected.


Writing to the device is accomplished when the chip enable ( $\overline{CE}$ ) and write

enable ( $\overline{WE}$ ) inputs are both LOW. Data on the four input/output pins ( $I/O_0$  through  $I/O_3$ ) is written into the memory location specified on the address pins ( $A_0$  through  $A_{11}$ ).

Reading the device is accomplished by taking chip enable ( $\overline{CE}$ ) LOW, while write enable ( $\overline{WE}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data I/O pins.


The I/O pins stay in high impedance state when chip enable ( $\overline{CE}$ ) is HIGH, or write enable ( $\overline{WE}$ ) is LOW.

**Logic Block Diagram**




0021-1

**Pin Configurations**



0021-2



0021-3

**Selection Guide**

		7C168-25	7C168-35	7C168-45	7C169-25	7C169-35	7C169-40
Maximum Access Time (ns)		25	35	45	25	35	40
Maximum Operating Current (mA)	Commercial	90	90	70	90	90	70
	Military		90	70		90	70
Maximum Standby Current (mA)	Commercial	20	20	15			
	Military		20	20			

## Maximum Ratings

(Above which the useful life may be impaired)

Storage Temperature .....	-65°C to +150°C
Ambient Temperature with Power Applied .....	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 20 to Pin 10) .....	-0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State .....	-0.5V to +7.0V
DC Input Voltage .....	-3.0V to +7.0V
Output Current into Outputs (Low) .....	20 mA

Static Discharge Voltage .....

(Per MIL-STD-883 Method 3015.2)

Latch-up Current .....

## Operating Range

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 10%
Military <sup>[1]</sup>	-55°C to +125°C	5V ± 10%

## Electrical Characteristics Over Operating Range

Parameters	Description	Test Conditions	7C168-25, -35 7C169-25, -35		7C168-45 7C169-40		Units
			Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	V <sub>CC</sub>	2.0	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage		-3.0	0.8	-3.0	0.8	V
I <sub>IX</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10	+10	-10	-10	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled	-50	+50	-50	-50	μA
I <sub>OS</sub>	Output Short Circuit Current <sup>[2]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		-350		-350	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max. I <sub>OUT</sub> = 0 mA	Commercial	90	70	mA	
			Military*	90	70		
I <sub>SB1</sub>	Automatic $\overline{\text{CE}}$ Power Down Current	Max. V <sub>CC</sub> , CE ≥ V <sub>IH</sub>	Commercial	20	15	mA	
			Military*	20	20		
I <sub>SB2</sub>	Automatic $\overline{\text{CE}}$ Power Down Current	Max. V <sub>CC</sub> , CE ≥ V <sub>CC</sub> - 0.3V	Commercial	11	11	mA	
			Military*	20	20		

\* -35 and -45 only

## Capacitance<sup>[3]</sup>

Parameters	Description	Test Conditions	Max.	Units
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	4	pF
C <sub>OUT</sub>	Output Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	7	pF

### Notes:

1. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
2. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
3. Tested on a sample basis.

## AC Test Loads and Waveforms




Figure 1a




Figure 1b





Figure 2

Equivalent to: THÉVENIN EQUIVALENT



0021-5

### Switching Characteristics Over Operating Range<sup>[4]</sup>


Parameters	Description	7C168-25 7C169-25		7C168-35 7C169-35		7C169-40		7C168-45		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>										
t <sub>RC</sub>	Read Cycle Time	25		35		40		45		ns
t <sub>AA</sub>	Address to Data Valid		25		35		40		45	ns
t <sub>OHA</sub>	Output Hold from Address Change	3		3		3		3		ns
t <sub>ACE</sub>	$\overline{CE}$ LOW to Data Valid	7C168	25		35				45	ns
		7C169	15		25		25			ns
t <sub>LZCE</sub>	$\overline{CE}$ LOW to Low Z <sup>[6]</sup>	5		5		5		5		ns
t <sub>HZCE</sub>	$\overline{CE}$ HIGH to High Z <sup>[5, 6]</sup>		15		20		20		25	ns
t <sub>PU</sub>	$\overline{CE}$ LOW to Power Up (7C168)	0		0				0		ns
t <sub>PD</sub>	$\overline{CE}$ HIGH to Power Down (7C168)		25		25				30	ns
t <sub>RCS</sub>	Read Command Set-up	0		0		0		0		ns
t <sub>RCH</sub>	Read Command Hold	0		0		0		0		ns
<b>WRITE CYCLE<sup>[7]</sup></b>										
t <sub>WC</sub>	Write Cycle Time	25		35		40		40		ns
t <sub>SCE</sub>	$\overline{CE}$ LOW to Write End	25		35		30		35		ns
t <sub>AW</sub>	Address Set-up to Write End	20		30		40		35		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		0		0		0		ns
t <sub>PWE</sub>	$\overline{WE}$ Pulse Width	20		30		35		35		ns
t <sub>SD</sub>	Data Set-up to Write End	10		15		15		15		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		3		3		ns
t <sub>LZWE</sub>	$\overline{WE}$ HIGH to Low Z <sup>[6]</sup>	6		6		6		6		ns
t <sub>HZWE</sub>	$\overline{WE}$ LOW to High Z <sup>[5, 6]</sup>		10		15		20		20	ns

**Notes:**

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30 pF load capacitance.
- t<sub>HZCE</sub> and t<sub>HZWE</sub> are tested with C<sub>L</sub> = 5 pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.
- At any given temperature and voltage condition, t<sub>HZ</sub> is less than t<sub>LZ</sub> for all devices. These parameters are sampled and not 100% tested.
- The internal write time of the memory is defined by the overlap of  $\overline{CE}$  low and  $\overline{WE}$  low. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- $\overline{WE}$  is high for read cycle.
- Device is continuously selected,  $\overline{CE} = V_{IL}$ .
- Address valid prior to or coincident with  $\overline{CE}$  transition low.


### Switching Waveforms

#### Read Cycle No. 1 (Notes 8, 9)




## Switching Waveforms (Continued)

### Read Cycle (Notes 8, 10)




0021-8

### Write Cycle No. 1 ( $\overline{WE}$ Controlled) (Note 7)



0021-9

### Write Cycle No. 2 ( $\overline{CE}$ Controlled) (Note 7)




Note: If  $\overline{CE}$  goes high simultaneously with  $\overline{WE}$  high, the output remains in a high impedance state.


0021-10

## Typical DC and AC Characteristics


**NORMALIZED SUPPLY CURRENT vs. SUPPLY VOLTAGE**




**NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE**




**OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE**




**NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE**




**NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE**




**OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE**




**TYPICAL POWER-ON CURRENT vs. SUPPLY VOLTAGE**



**TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING**



**NORMALIZED Icc vs. CYCLE TIME**



## Ordering Information


Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C168-25PC	P5	Commercial
	CY7C168-25DC	D6	
	CY7C168-25LC	L51	
35	CY7C168-35PC	P5	Commercial
	CY7C168-35DC	D6	
	CY7C168-35LC	L51	
	CY7C168-35DMB	D6	Military
CY7C168-35LMB	L51		
45	CY7C168-45PC	P5	Commercial
	CY7C168-45DC	D6	
	CY7C168-45LC	L51	
	CY7C168-45DMB	D6	Military
	CY7C168-45LMB	L51	

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C169-25PC	P5	Commercial
	CY7C169-25DC	D6	
	CY7C169-25LC	L51	
35	CY7C169-35PC	P5	Commercial
	CY7C169-35DC	D6	
	CY7C169-35LC	L51	
	CY7C169-35DMB	D6	Military
	CY7C169-35LMB	L51	
40	CY7C169-40PC	P5	Commercial
	CY7C169-40DC	D6	
	CY7C169-40LC	L51	
	CY7C169-40DMB	D6	Military
	CY7C169-40LMB	L51	

## Address Designators

Address Name	Address Function	Pin Number
A <sub>0</sub>	X <sub>0</sub>	16
A <sub>1</sub>	X <sub>3</sub>	17
A <sub>2</sub>	X <sub>4</sub>	18
A <sub>3</sub>	X <sub>1</sub>	19
A <sub>4</sub>	X <sub>2</sub>	1
A <sub>5</sub>	X <sub>5</sub>	2
A <sub>6</sub>	X <sub>6</sub>	3
A <sub>7</sub>	Y <sub>3</sub>	4
A <sub>8</sub>	Y <sub>4</sub>	5
A <sub>9</sub>	Y <sub>0</sub>	6
A <sub>10</sub>	Y <sub>1</sub>	7
A <sub>11</sub>	Y <sub>2</sub>	8

## Bit Map



2