




IBM 6x86MX™ MICROPROCESSOR  
Enhanced Sixth-generation CPU  
Compatible with MMX™ Technology



Appendix

Ordering Information

IBM26x86MX-BVAPR200GA	
Device Name	
IBM 6x86MX™ Microprocessor	
Clock Multiplier	
A = 2x	
B = 2.5x	
C = 3x	
D = 3.5x	
Core Voltage	
A = 2.9V	
Performance Rating (Note 1)	
Package Type	
G = Ceramic Package	
P = Plastic Package	
Revision Level	

1740002

Note: For further information concerning Performance Rating (PR), visit our website at <http://www.ibm.chips.com/products/x86>



## INDEX

"1+4" Burst Read Cycle	3-33	Cache Enable Region	2-37
A		Cache Inquiry Cycles	3-48
AC Characteristics	4-6	Cache Inquiry Cycles, SMM Mode	3-54
Address Bus Signals	3-9	Cache Organization	2-58
Address Parity Signals	3-10	Cache Units	1-14
Address Region Registers (ARRx)	2-33	Caches, Memory	2-57
Address Space	2-47	CCR0 Bit Definitions	2-26
Architecture Overview	1-1	CCR1 Bit Definitions	2-27
B		CCR2 Bit Definitions	2-28
Back-Off Timing	3-47	CCR3 Bit Definitions	2-29
Base Field, Instruction Format	6-10	CCR4 Bit Definitions	2-30
Branch Control	1-13	CCR5 Bit Definitions	2-31
Burst Cycle Address Sequence	3-32	CCR6 Bit Definitions	2-32
Burst Write Cycles	3-35	Clock Control Signals	3-7
Bus Arbitration	3-16	Clock Count for CPU Instructions	6-14
Bus Arbitration	3-44	Clock Count for FPU Instructions	6-31
Bus Cycle Control Signals	3-13	Clock Count for MMX Instructions	6-38
Bus Cycle Definition	3-11	Clock Specifications	4-8
Bus Cycle Types Table	3-12	Configuration Control Registers	2-24
Bus Cycles, Non-pipelined	3-27	Control Registers	2-13
Bus Hold, Signal States During	3-17	Counter Event Control Register	2-40
Bus Interface	3-1	CPUID Instruction	6-11
Bus Interface Unit	1-17	Cyrix Enhanced SMM Mode	2-78
Bus State Definition	3-24	D	
Bus State Diagram for M2	3-25	Data Bus Signals	3-10
Bus Timing	3-23	Data Bypassing	1-12
C		Data Forwarding	1-9
Cache Coherency Signals	3-18	Data Parity Signals	3-10
Cache Control Signals	3-14	DC Characteristics	4-4
Cache Control Timing	3-41	Debug Register	2-44
Cache Disable	2-39	Descriptors	2-17
Cache Disable Region	2-37	Differences Btwn 6x86MX and 6x86	1-2

E		Interrupt Acknowledge Cycles		3-39
Electrical Specifications	4-1	Interrupt and Exception Priorities		2-66
Error Codes	2-69	Interrupt Control Signals		3-13
Event Type Register	2-41	Interrupt Vectors		2-64
EWBE# Timing	3-43	Interrupts and Exceptions		2-62
Exceptions	2-62	J		
Exceptions in Real Mode	2-68	JTAG AC Specifications		4-13
F		JTAG Interface		3-22
Flags Register	2-9	L		
Floating Point Unit	1-17	Lock Prefix		2-3
FPU Error Interface	3-19	M		
FPU Error Interface Signals	3-19	Maximum Ratings, Absolute		4-2
FPU Operations	2-86	Mechanical Specifications		5-1
Functional Blocks	1-3	Memory Addressing		2-50
G		Memory Addressing Methods		2-48
Gate Descriptors	2-20	Memory Management Unit		1-16
Gates, Protection Level Transfer	2-84	MESI States, Unified Cache		2-57
I		MMX Operations		2-89
I/O Address Space	2-48	mod and r/m Fields, Inst. Format		6-6
Index Field, Instruction Format	6-9	Mode State Diagram		2-81
Initialization and Protected Mode	2-84	Model Specific Registers		2-38
Initialization of the CPU	2-1	N		
Input Hold Times	4-11	NC and Reserved Pins		4-2
Input Setup Times	4-11	Non-pipelined Burst Read Cycles		3-30
Inquiry Cycles Using AHOLD	3-51	Non-pipelined Bus Cycles		3-27
Inquiry Cycles Using BOFF#	3-50	O		
Inquiry Cycles Using HOLD/HLDA	3-49	Offset Mechanism		2-49
Instruction Fields, General	6-2	Opcode Field, Instruction Format		6-4
Instruction Line Cache	1-15	Out-of-order Processing		1-5
Instruction Pointer Register	2-9	Output Float Delays		4-10
Instruction Set Overview	2-3	Output Valid Delays		4-9
Instruction Set Summary	6-1			
Instruction Set Tables	6-12			
Instruction Set Tables Assumptions	6-12			
Integer Unit	1-4			



P	
Package, Mechanical Drawing	5-5
Paging Mechanisms (Detail)	2-52
Performance Monitoring	2-38
Performance Monitoring Event Type	2-41
Pin Diagram, 296-Pin SPGA Package	5-1
Pin List, Sorted by Pin Number	5-3
Pin List, Sorted by Signal Name	5-4
Pipeline Stages	1-5
Pipelined Back-to-Back R/W Cycles	3-38
Pipelined Bus Cycles	3-36
Power and Ground Connections	4-1
Power Dissipation	4-5
Power Management Interface Signals	3-19
Power Management Interface Timing	3-60
Prefix Field, Instruction Format	6-3
Privilege Level, Requested	2-8
Privilege Levels	2-82
Programming Interface	2-1
Protected Mode Address Calculation	2-50
Protection, Segment and Page	2-82
Pull-Up and Pull-Down Resistors	4-1
R	
RAW Dependency Example	1-10
Recommended Operating Conditions	4-3
reg Field, Instruction Format	6-7
Region Control Registers (RCR <sub>x</sub> )	2-36
Register Renaming	1-6
Register Sets	2-4
Registers, Control	2-13
Registers, General Purpose	2-5
Registers, M2 Configuration	2-24
Registers, System Set	2-11
Requested Privilege Level	2-8
Reset Control Signals	3-7
RESET Timing	3-23
S	
Scratchpad Memory Locking	2-61
Segment Registers	2-7
Selector Mechanism	2-51
Selectors	2-7
Shutdown and Halt	2-80
Signal Description Table	3-2
Signal Groups	3-1
SL-Compatible SMM Mode	2-78
SMHR Register	2-74
SMI# Interrupt Timing	3-40
SMM Instructions	2-75
SMM Memory Space	2-71
SMM Memory Space Header	2-72
SMM Operation	2-76
Speculative Execution	1-14
ss Field, Instruction Format	6-9
Stopping the Input Clock	3-62
Suspend Mode Signal States Table	3-21
Suspend Mode, HALT Initiated	3-61
System Management Mode (SMM)	2-70
T	
Task Register	2-21
Test Registers	2-46
Thermal Characteristics	5-7
Time Stamp Counter	2-38
Timing, Bus	3-23
Translation Lookaside Buffer	2-52
Translation Lookaside Buffer Testing	2-54

U	_____
Unified Cache	1-14
Unified Cache Testing	2-58
V	_____
Virtual 8086 Mode	2-85
W	_____
WAR Dependency Example	1-7
WAW Dependency Example	1-8
Weak Locking	2-37
Write Gathering	2-37
Write Through	2-37